



T-46-09-07

MM54HC299/MM74HC299

**MM54HC299/MM74HC299****8-Bit TRI-STATE® Universal Shift Register****General Description**

This 8-bit TRI-STATE shift/storage register utilizes advanced silicon-gate CMOS technology. Along with the low power consumption and high noise immunity of standard CMOS integrated circuits, it has the ability to drive 15 LS-TTL loads. This circuit also features operating speeds comparable to the equivalent low power Schottky device.

The MM54HC299/MM74HC299 features multiplexed inputs/outputs to achieve full 8-bit data handling in a single 20-pin package. Due to the large output drive capability and TRI-STATE feature, this device is ideally suited for interfacing with bus lines in a bus oriented system.


Two function select inputs and two output control inputs are used to choose the mode of operation as listed in the function table. Synchronous parallel loading is accomplished by taking both function select lines S0 and S1 high. This places the TRI-STATE outputs in a high impedance state, which

permits data applied to the input/output lines to be clocked into the register. Reading out of the register can be done while the outputs are enabled in any mode. A direct overriding CLEAR input is provided to clear the register whether the outputs are enabled or disabled.

The 54HC/74HC logic family is functionally as well as pinout compatible with the standard 54LS/74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to V<sub>CC</sub> and ground.

**Features**

- Typical operating frequency 40 MHz
- Typical propagation delay: 20 ns
- Low quiescent current: 80  $\mu$ A maximum (74HC)
- High output drive for bus applications
- Low quiescent current: 1  $\mu$ A maximum

**Connection Diagram**

TL/F/5207-1

3

**Order Number MM54HC299\* or MM74HC299\***

\*Please look into Section 8, Appendix D for availability of various package types.

T-46-09-07

MM54HC299/MM74HC299

**Absolute Maximum Ratings** (Notes 1 & 2)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.	
Supply Voltage ( $V_{CC}$ )	-0.5 to +7.0V
DC Input Voltage ( $V_{IN}$ )	-1.5 to $V_{CC}$ + 1.5V
DC Output Voltage ( $V_{OUT}$ )	-0.5 to $V_{CC}$ + 0.5V
Clamp Diode Current ( $I_{CD}$ )	±20 mA
DC Output Current, per pin ( $I_{CC}$ )	±25 mA ( $Q_A$ , $Q_H$ ) ±35 mA (others)
DC $V_{CC}$ or GND Current, per pin ( $I_{CC}$ )	±70 mA
Storage Temperature Range ( $T_{STG}$ )	-65°C to +150°C
Power Dissipation ( $P_D$ ) (Note 3)	600 mW
S.O. Package only	500 mW
Lead Temp. ( $T_L$ ) (Soldering 10 seconds)	260°C

**Operating Conditions**

	Min	Max	Units
Supply Voltage ( $V_{CC}$ )	2	6	V
DC Input or Output Voltage ( $V_{IN}$ , $V_{OUT}$ )	0	$V_{CC}$	V
Operating Temp. Range ( $T_A$ )			
MM74HC	-40	+85	°C
MM54HC	-55	+125	°C
Input Rise or Fall Times ( $t_r$ , $t_f$ )			
$V_{CC} = 2.0V$	1000	ns	
$V_{CC} = 4.5V$	500	ns	
$V_{CC} = 6.0V$	400	ns	

**DC Electrical Characteristics** (Note 4)

Symbol	Parameter	Conditions	$V_{CC}$	$T_A = 25^\circ C$		$74HC$	$54HC$	Units
				Typ		$T_A = -40$ to $85^\circ C$	$T_A = -55$ to $125^\circ C$	
$V_{IH}$	Minimum High Level Input Voltage		2.0V 4.5V 6.0V	1.5 3.15 4.2		1.5 3.15 4.2	1.5 3.15 4.2	V
$V_{IL}$	Maximum Low Level Input Voltage**		2.0V 4.5V 6.0V	0.5 1.35 1.8		0.5 1.35 1.8	0.5 1.35 1.8	V
$V_{OH}$	Minimum High Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	2.0V 4.5V 6.0V	2.0 4.5 6.0	1.9 4.4 5.9	1.9	1.9 4.4 5.9	V
	$Q_A$ & $Q_H$ Outputs	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4.0 \text{ mA}$ $ I_{OUT}  \leq 5.2 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V
	A/ $Q_A$ thru H/ $Q_H$ Outputs	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 6.0 \text{ mA}$ $ I_{OUT}  \leq 7.8 \text{ mA}$	4.5V 6.0V	4.2 5.7	3.98 5.48	3.84 5.34	3.7 5.2	V
$V_{OL}$	Maximum Low Level Output Voltage	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 20 \mu A$	2.0V 4.5V 6.0V	0 0 0	0.1 0.1 0.1	0.1	0.1 0.1 0.1	V
	$Q_A$ and $Q_H$ Outputs	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 4 \text{ mA}$ $ I_{OUT}  \leq 5.2 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V
	A/ $Q_A$ thru H/ $Q_H$ Outputs	$V_{IN} = V_{IH}$ or $V_{IL}$ $ I_{OUT}  \leq 6 \text{ mA}$ $ I_{OUT}  \leq 7.8 \text{ mA}$	4.5V 6.0V	0.2 0.2	0.26 0.26	0.33 0.33	0.4 0.4	V
$I_{IN}$	Maximum Input Current	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	$\mu A$
$I_{OZ}$	Maximum TRI-STATE Output Leakage Current	$V_{OUT} = V_{CC}$ or GND $G = V_{IH}$	6.0V		±0.5	±0.5	±1.0	$\mu A$
$I_{CC}$	Maximum Quiescent Supply Current	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \mu A$	6.0V		8.0	80	160	$\mu A$

Note 1: Absolute Maximum Ratings are those values beyond which damage to the device may occur.

Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating --- plastic "N" package: -12 mW/°C from 65°C to 85°C; ceramic "J" package: -12 mW/°C from 100°C to 125°C.

Note 4: For a power supply of 6V ±10% the worst-case output voltages ( $V_{OH}$  and  $V_{OL}$ ) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst-case  $V_{IH}$  and  $V_{IL}$  occur at  $V_{CC} = 5.5V$  and 4.5V respectively. (The  $V_{IH}$  value at 5.5V is 3.85V.) The worst-case leakage current ( $I_{IN}$ ,  $I_{CC}$ , and  $I_{OZ}$ ) occur for CMOS at the higher voltage and so the 6.0V values should be used.\*\*  $V_{IL}$  limits are currently tested at 20% of  $V_{CC}$ . The above  $V_{IL}$  specification (30% of  $V_{CC}$ ) will be implemented no later than Q1, CY'89.

T-46-09-07

MM54HC299/MM74HC299

**AC Electrical Characteristics**  $V_{CC}=5V$ ,  $T_A=25^\circ C$ ,  $t_r=t_f=6\text{ ns}$ ,  $C_L=45\text{ pF}$ 

Symbol	Parameter	Conditions	Typ	Guaranteed Limit	Units
$f_{MAX}$	Maximum Operating Frequency		40	25	MHz
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, Clock to $Q_A'$ or $Q_H'$		25	35	ns
$t_{PHL}$	Maximum Propagation Delay, Clear to $Q_A'$ or $Q_H'$		39	40	ns
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, Clock to $Q_A-Q_H$	$C_L=45\text{ pF}$	25	35	ns
$t_{PHL}$	Maximum Propagation Delay, Clear to $Q_A-Q_H$	$C_L=45\text{ pF}$	28	40	ns
$t_{PZL}, t_{PZH}$	Maximum Enable Time	$C_L=45\text{ pF}$ $R_L=1\text{ k}\Omega$	10	35	ns
$t_{PHZ}, t_{PLZ}$	Maximum Disable Time	$C_L=5\text{ pF}$ $R_L=1\text{ k}\Omega$	18	25	ns
$t_S$	Minimum Setup Time	Select		20	ns
		Data		20	ns
$t_H$	Minimum Hold Time	Select		0	ns
		Data		0	ns
$t_W$	Minimum Pulse Width		12	20	ns
$t_{REM}$	Clear Removal Time			10	ns

**AC Electrical Characteristics**  $C_L=50\text{ pF}$ ,  $t_r=t_f=6\text{ ns}$  unless otherwise specified

Symbol	Parameter	Conditions	$V_{CC}$	$T_A=25^\circ C$		74HC $T_A=-40\text{ to }85^\circ C$	54HC $T_A=-55\text{ to }125^\circ C$	Units
				Typ	Guaranteed Limits			
$f_{MAX}$	Maximum Operating Frequency		2.0V 4.5V 6.0V	5 25 29	4 20 23	3.5 18 20	MHz MHz MHz	
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, Clock to $Q_A'$ or $Q_H'$		2.0V 4.5V 6.0V	15 27 25	170 38 35	210 48 44	240 54 49	ns ns ns
$t_{PHL}$	Maximum Propagation Delay, Clear to $Q_A'$ or $Q_H'$		2.0V 4.5V 6.0V	70 30 26	200 44 38	250 55 46	280 62 52	ns ns ns
$t_{PHL}, t_{PLH}$	Maximum Propagation Delay, Clock to $Q_A-Q_H$	$C_L=50\text{ pF}$	2.0V	65	170	210	240	ns
		$C_L=150\text{ pF}$	2.0V	100	206	260	295	ns
		$C_L=50\text{ pF}$	4.5V	27	38	48	54	ns
		$C_L=150\text{ pF}$	4.5V	34	46	57	66	ns
$t_{PHL}$	Maximum Propagation Delay, Clear to $Q_A-Q_H$	$C_L=50\text{ pF}$	6.0V	25	35	44	49	ns
		$C_L=150\text{ pF}$	6.0V	31	39	49	55	ns
		$C_L=50\text{ pF}$	2.0V	70	200	250	280	ns
		$C_L=150\text{ pF}$	2.0V	110	236	295	325	ns
		$C_L=50\text{ pF}$	4.5V	30	44	55	62	ns
		$C_L=150\text{ pF}$	4.5V	37	52	65	75	ns
		$C_L=50\text{ pF}$	6.0V	26	38	46	52	ns
		$C_L=150\text{ pF}$	6.0V	32	46	57	64	ns

3

T-46-09-07

MM54HC299/MM74HC299

AC Electrical Characteristic (Continued)  $C_L = 50 \text{ pF}$ ,  $t_r = t_f = 6 \text{ ns}$  unless otherwise specified

Symbol	Parameter	Conditions	V <sub>CC</sub>	TA = 25°C		74HC	54HC	Units
				Typ	Guaranteed Limits			
t <sub>PZH</sub> , t <sub>PZL</sub>	Maximum Output Enable	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$ $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$ $C_L = 50 \text{ pF}$ $C_L = 150 \text{ pF}$	2.0V 2.0V 4.5V 4.5V 6.0V 6.0V	70 90 22 30 19 24	160 220 32 44 28 47	200 275 40 55 34 47	225 310 45 62 38 51	ns ns ns ns ns ns
				2.0V 4.5V 6.0V	70 22 19	160 32 28	200 40 34	225 45 38
				2.0V 4.5V 6.0V	100 20 17	125 25 21	140 28 25	ns ns ns
				2.0V 4.5V 6.0V	0 0 0	0 0 0	0 0 0	ns ns ns
				2.0V 4.5V 6.0V	10 10 10	10 10 10	10 10 10	ns ns ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Maximum Output Disable Time	$R_L = 1 \text{ k}\Omega$ $C_L = 50 \text{ pF}$	2.0V 4.5V 6.0V	70 22 19	160 32 28	200 40 34	225 45 38	ns ns ns
t <sub>S</sub>	Minimum Setup Time, Data Select S <sub>L</sub> or S <sub>R</sub>		2.0V 4.5V 6.0V		100 20 17	125 25 21	140 28 25	ns ns ns
t <sub>H</sub>	Minimum Hold Time, Data Select S <sub>L</sub> or S <sub>R</sub>		2.0V 4.5V 6.0V		0 0 0	0 0 0	0 0 0	ns ns ns
t <sub>REM</sub>	Minimum Clear Removal Time		2.0V 4.5V 6.0V		10 10 10	10 10 10	10 10 10	ns ns ns
t <sub>W</sub>	Minimum Pulse Width, Clock and Clear		2.0V 4.5V 6.0V		100 20 17	125 25 21	140 28 25	ns ns ns
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise and Fall Time		2.0V 4.5V 6.0V		1000 500 400	1000 500 400	100 500 400	ns ns ns
t <sub>THL</sub> , t <sub>T LH</sub>	Maximum Output Rise and Fall Time, Clock		2.0V 4.5V 6.0V		60 12 10	75 15 13	90 18 15	ns ns ns
C <sub>PD</sub>	Power Dissipation Capacitance	Outputs Enabled Outputs Disabled		240 110				pF pF
C <sub>IN</sub>	Maximum Input Capacitance Capacitance				5	10	10	pF
C <sub>OUT</sub>	Maximum TRI-STATE Output Capacitance				15	20	20	pF

Note 5: C<sub>PD</sub> determines the no load dynamic power consumption, P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f + I<sub>CC</sub> V<sub>CC</sub>, and the no load dynamic current consumption, I<sub>S</sub> = C<sub>PD</sub> V<sub>CC</sub> f + I<sub>CC</sub>.

## Function Table

Mode	Inputs					Inputs/Outputs								Outputs			
	Clear	Function Select	Output Control	Clock	Serial SL SR	A/Q <sub>A</sub>	B/Q <sub>B</sub>	C/Q <sub>C</sub>	D/Q <sub>D</sub>	E/Q <sub>E</sub>	F/Q <sub>F</sub>	G/Q <sub>G</sub>	H/Q <sub>H</sub>	Q <sub>A'</sub>	Q <sub>H'</sub>		
		S1 S0	G1↑ G2↑			X	X X	L L	L L	L L	L L	L L	L L	L L	L L		
Clear	L L	X L	L X	L L	X	X X	L L	L L	L L	L L	L L	L L	L L	L L	L L		
Hold	H H	L X	L X	L L	X L or H	X X	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>B0</sub> Q <sub>B0</sub>	Q <sub>C0</sub> Q <sub>C0</sub>	Q <sub>D0</sub> Q <sub>D0</sub>	Q <sub>E0</sub> Q <sub>E0</sub>	Q <sub>F0</sub> Q <sub>F0</sub>	Q <sub>G0</sub> Q <sub>G0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>	Q <sub>A0</sub> Q <sub>A0</sub>	Q <sub>H0</sub> Q <sub>H0</sub>	
Shift Right	H H	L L	H H	L L	↑	X H X L	H L	Q <sub>A1</sub> Q <sub>A1</sub>	Q <sub>B1</sub> Q <sub>B1</sub>	Q <sub>C1</sub> Q <sub>C1</sub>	Q <sub>D1</sub> Q <sub>D1</sub>	Q <sub>E1</sub> Q <sub>E1</sub>	Q <sub>F1</sub> Q <sub>F1</sub>	Q <sub>G1</sub> Q <sub>G1</sub>	H L	Q <sub>GN</sub> Q <sub>GN</sub>	Q <sub>GN</sub> Q <sub>GN</sub>
Shift Left	H H	H H	L L	L L	↑	H X L X	Q <sub>Bn</sub> Q <sub>Bn</sub>	Q <sub>Cn</sub> Q <sub>Cn</sub>	Q <sub>Dn</sub> Q <sub>Dn</sub>	Q <sub>En</sub> Q <sub>En</sub>	Q <sub>Fn</sub> Q <sub>Fn</sub>	Q <sub>Gn</sub> Q <sub>Gn</sub>	Q <sub>Hn</sub> Q <sub>Hn</sub>	H L	Q <sub>Bn</sub> Q <sub>Bn</sub>	H L	
Load	H	H	H	X X	↑	X X	a b c d e f g h							a h			

<sup>t</sup>When one or both controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

## Logic Diagram

T-46-09-07

MM54HC299/MM74HC299

3

