



Integrated Device Technology, Inc.

4-BIT BUS SWITCH

IDT74FST3125

FEATURES:

- Bus switches provide zero delay paths
- Extended commercial range of -40°C to $+85^{\circ}\text{C}$
- Low switch on-resistance:
FST3xxx – 5Ω
- TTL-compatible input and output levels
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model ($C = 200\text{pF}$, $R = 0$)
- Available in QSOP and SOIC

DESCRIPTION:


The FST3125 belong to IDT's family of Bus switches. Bus switch devices perform the function of connecting or isolating two ports without providing any inherent current sink or source

capability. Thus they generate little or no noise of their own while providing a low resistance path for an external driver. These devices connect input and output ports through an n-channel FET. When the gate-to-source junction of this FET is adequately forward-biased the device conducts and the resistance between input and output ports is small. Without adequate bias on the gate-to-source junction of the FET, the FET is turned off, therefore with no V_{cc} applied, the device has hot insertion capability.

The low on-resistance and simplicity of the connection between input and output ports reduces the delay in this path to close to zero.


The FST3125 is a 4-bit TTL-compatible bus switch. The xOE pins provide individual enable control for each of the four bits.

FUNCTIONAL BLOCK DIAGRAM



3471 drw 01

PIN CONFIGURATION



3471 drw 02

PIN DESCRIPTION

Pin Names	I/O	Description
1A-4A	I/O	Bus A
1Y-4Y	I/O	Bus B
NC	—	No Connect
1OE, 4OE	I	Bus Switch Enable (Active LOW)

3471 tbl 01

The IDT logo is a registered trademark of Integrated Device Technology, Inc.

COMMERCIAL TEMPERATURE RANGE

AUGUST 1996

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Description	Max.	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	Maximum Continuous Channel Current	128	mA

NOTES: 3471 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

2. Vcc, Control and Switch terminals.

3471 tbl 03

FUNCTION TABLE

OE	Y	Description
H	Hi-Z	Disconnect
L	A	Connect

3471 tbl 03

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Typ.	Unit
CIN	Control Input Capacitance		4	pF
Cl/O	Switch Input/Output Capacitance	Switch Off		pF

3471 tbl 04

NOTES:

1. Capacitance is characterized but not tested
2. TA = 25°C, f = 1MHz, VIN = 0V, VOUT = 0V

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: TA = -40°C to +85°C, Vcc = 5.0V ±5%

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
VIH	Input HIGH Voltage	Guaranteed Logic HIGH for Control Inputs		2.0	—	—	V
VIL	Input LOW Voltage	Guaranteed Logic LOW for Control Inputs		—	—	0.8	V
IIH	Input HIGH Current	VCC = Max.	VI = VCC	—	—	±1	µA
IIL	Input LOW Voltage		VI = GND	—	—	±1	µA
IOZH	High Impedance Output Current (3-State Output pins)	VCC = Max.	VO = VCC	—	—	±1	µA
IOZL			VO = GND	—	—	±1	µA
Ios	Short Circuit Current	VCC = Max., VO = GND ⁽³⁾		—	300	—	mA
VIK	Clamp Diode Voltage	VCC = Min., IN = -18mA		—	-0.7	-1.2	V
RON	Switch On Resistance ⁽⁴⁾	VCC = Min. VIN = 0.0V ION = 30mA		—	5	7	Ω
		VCC = Min. VIN = 2.4V ION = 15mA		—	10	15	Ω
IOFF	Input/Output Power Off Leakage	VCC = 0V, VIN or VO ≤ 4.5V		—	—	±1	µA
Icc	Quiescent Power Supply Current	VCC = Max., VIN = GND or VCC		—	0.1	3	µA

NOTES:

1. For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at VCC = 5.0V, +25°C ambient.
3. Not more than one output should be tested at one time. Duration of the test should not exceed one second.
4. Measured by voltage drop between ports at indicated current through the switch.

3471 tbl 05

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Typ. ⁽²⁾	Max.	Unit
ΔI_{CC}	Quiescent Power Supply Current TTL Inputs HIGH	$V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$		—	0.5	1.5	mA
I_{CCD}	Dynamic Power Supply Current ⁽⁴⁾	$V_{CC} = \text{Max.}$ Outputs Open Enable Pin Toggling 50% Duty Cycle		—	30	40	$\mu A / MHz / Switch$
I_C	Total Power Supply Current ⁽⁶⁾	$V_{CC} = \text{Max.}$ Outputs Open Enable Pin Toggling (4 Switches Toggling) $f_i = 10MHz$ 50% Duty Cycle		$V_{IN} = V_{CC}$ $V_{IN} = GND$	—	1.2	1.6
				$V_{IN} = 3.4$ $V_{IN} = GND$	—	1.5	2.4

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ C$ ambient.

3. Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND .

4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.

5. Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.

6. $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$

$$I_C = I_{CC} + \Delta I_{CC} D_{HNT} + I_{CCD} (f_i N)$$

I_{CC} = Quiescent Current

ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

D_H = Duty Cycle for TTL Inputs High

N_T = Number of TTL Inputs at D_H

I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f_i = Input Frequency

N = Number of Switches Toggling at f_i

All currents are in millamps and all frequencies are in megahertz.

3471 tbl 06

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Commercial: $TA = -40^\circ C$ to $+85^\circ C$, $V_{CC} = 5.0V \pm 5\%$

Symbol	Description	Condition ⁽¹⁾	Min. ⁽²⁾	Typ.	Max.	Unit
t_{PLH}	Data Propagation Delay A to Y, Y to A ^(3,4)	$CL = 50pF$ $R_L = 500\Omega$	—	—	0.25	ns
t_{PHZ}	Switch Turn on Delay \bar{OE} to A, Y		1.5	—	6.5	ns
t_{PHZ}	Switch Turn off Delay \bar{OE} to A, Y ⁽³⁾		1.5	—	5.5	ns
$ Q_{CI} $	Charge Injection ^(5,6)		—	1.5	—	pC


NOTES:

- See test circuit and waveforms.
- Minimum limits guaranteed but not tested.
- This parameter is guaranteed by design but not tested.
- The bus switch contributes no propagation delay other than the RC delay of the on resistance of the switch and the load capacitance. The time constant for the switch alone is of the order of 2.5ns for 50pF load. Since this time is constant and much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay on the bus switch when used in a system is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
- Measured at switch turn off, load = 50 pF in parallel with $10M\Omega$ scope probe, $V_{IN} = 0.0$ volts.
- Characterized parameter. Not 100% tested.

3471 tbl 07

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



3471 drw 03

SWITCH POSITION


Test	Switch
Open Drain	Closed
Disable Low	
Enable Low	
All Other Tests	Open

3471 Ink 08

DEFINITIONS:


 C_L = Load capacitance: includes jig and probe capacitance. R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

SET-UP, HOLD AND RELEASE TIMES




3471 drw 04

PULSE WIDTH




3471 drw 05

PROPAGATION DELAY



3471 drw 06

ENABLE AND DISABLE TIMES




3471 drw 07

NOTES:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
2. Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_F \leq 2.5\text{ns}$; $t_R \leq 2.5\text{ns}$

ORDERING INFORMATION








3471 drw 08

PACKAGE DIAGRAM OUTLINES

SOIC

REVISIONS				
DOC	REV	DESCRIPTION	DATE	APPROVED
27643	06	REDRAW TO JEDEC FORMAT	03/15/95	



SECTION A-A

TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc. 2975 Sandier Way, Santa Clara, CA 95054	
DECIMAL ANGULAR XX± ±		PHONE: (408) 727-8116 FAX: (408) 492-8674 TELC: 910-338-2070	
XXX±		dt	
XXXX±			
APPROVALS	DATE	TITLE	
DRWNR	03/15/95	PS PACKAGE OUTLINE	
CHECKED		.300" BODY WIDTH SOIC	
		.050" PITCH	
		SIZE	DRAWING NO.
		C	PSC-4007
			REV
			06
DO NOT SCALE DRAWING			

PACKAGE DIAGRAM OUTLINES
SOIC (Continued)

REVISIONS		
DCN	REV	DESCRIPTION
27643	06	REDRAW TO JEDEC FORMAT

DATE APPROVED
03/15/95

DWG #			SO16-1			DWG #			SO18-1			DWG #			SO20-2			DWG #			SO24-2			DWG #			SO28-2		
SYMBOL	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION			NOTE	JEDEC VARIATION				
	AA	AB	AC		AD	AE	AF		AI	AJ	AK		AL	AM	AN		AO	AP	AQ	AR	AS	AT	AU	AV	AW	AS	AT	AU	
C	MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		MIN	NOM	MAX		
A	.095	.100	.104		.095	.100	.104		.095	.100	.104		.095	.100	.104		.095	.100	.104		.095	.100	.104		.095	.100	.104		
A1	.005	.008	.012		.005	.008	.012		.005	.008	.012		.005	.008	.012		.005	.008	.012		.005	.008	.012		.005	.008	.012		
D	.403	.408	.413	4.5	.447	.454	.462	4.5	.497	.504	.511	4.5	.600	.607	.614	4.5	.700	.706	.712	4.5	.292	.296	.299	4.6	.292	.296	.299	4.6	
E	.292	.296	.299	4.6	.292	.296	.299	4.6	.292	.296	.299	4.6	.292	.296	.299	4.6	.292	.296	.299	4.6	.292	.296	.299	4.6	.292	.296	.299	4.6	
H	.400	.406	.419	3	.400	.406	.419	3	.400	.406	.419	3	.400	.406	.419	3	.400	.406	.419	3	.400	.406	.419	3	.400	.406	.419	3	
N	16				18				20				24				28												

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2 DATUMS [-A-] AND [-B-] TO BE DETERMINED AT DATUM PLANE [-H-]
- 3 DIMENSION H TO BE DETERMINED AT SEATING PLANE [-C-]
- 4 DIMENSIONS D AND E ARE TO BE DETERMINED AT DATUM PLANE [-H-]
- 5 DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- 6 DIMENSION E DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 PER SIDE
- 7 THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP
- 8 LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- 9 THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED
- 10 ALL DIMENSIONS ARE IN INCHES
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MS-013, VARIATION AA, AB, AC, AD & AE




TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2975 Sandier Way, Santa Clara, CA 95054	
XX±	±	PHONE: (408) 727-8115	
XXX±		FAX: (408) 492-8474 TWX: 910-338-2070	
APPROVALS		DATE	TITLE
DRAWN	44	03/15/95	PS PACKAGE OUTLINE
CHECKED			.300" BODY WIDTH SOIC
			.050" PITCH
SIZE	DRAWING No.		
C	PSC-4007	REV	06
DO NOT SCALE DRAWING			

4825771 0021977 67T



108

PACKAGE DIAGRAM OUTLINES
SSOP (Continued)

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
25338	00	INITIAL RELEASE	12/16/93	T. YU
27495	01	REDRAW TO JEDEC FORMAT	03/10/95	T. YU
28047	02	ADD 28 LD	08/15/95	



SECTION A-A



TOLERANCES UNLESS SPECIFIED		Integrated Device Technology, Inc.	
DECIMAL	ANGULAR	2975 Sander Way, Santa Clara, CA 95054	
.005±	±	PHONE: (408) 727-6116	
.0005±		FAX: (408) 482-8674	TMIC 910-338-2070
0.0005			
APPROVALS	DATE	TITLE PC PACKAGE OUTLINE	
DRAWN <i>Ad</i>	12/15/93	.150" BODY WIDTH SSOP	
CHECKED		.025" PITCH	
		SIZE	DRAWING No.
		C	PSC-4040
		REV 02	
		DO NOT SCALE DRAWING	

■ 4825771 0021985 746 ■

116

PACKAGE DIAGRAM OUTLINES

SSOP (Continued)


DWG #			SD16-7			DWG #			SD20-8			DWG #			SD24-8			DWG #			SD28-9								
S Y M B O L	JEDEC VARIATION			N O T E	AB	MIN	NOM	MAX	N O T E	JEDEC VARIATION	AD	MIN	NOM	MAX	N O T E	JEDEC VARIATION	AE	MIN	NOM	MAX	N O T E	JEDEC VARIATION	AF	MIN	NOM	MAX	N O T E		
	MIN	NOM	MAX							MIN						MIN						MIN					MIN		
A .061	.064	.068				.061	.064	.068		.061	.064	.068		.061	.064	.068		.061	.064	.068		.061	.064	.068		.061	.064	.068	
A1 .004	.006	.010				.004	.006	.010		.004	.006	.010		.004	.006	.010		.004	.006	.010		.004	.006	.010		.004	.006	.010	
A2 .055	.058	.061	11			.055	.058	.061	11	.055	.058	.061	11	.055	.058	.061	11	.055	.058	.061	11	.055	.058	.061	11	.055	.058	.061	11
D .189	.194	.196	4,5			.337	.342	.344	4,5	.337	.342	.344	4,5	.386	.390	.394	4,5	.386	.390	.394	4,5	.386	.390	.394	4,5	.386	.390	.394	4,5
E .230	.236	.244	3			.230	.236	.244	3	.230	.236	.244	3	.230	.236	.244	3	.230	.236	.244	3	.230	.236	.244	3	.230	.236	.244	3
E1 .150	.155	.157	4,6			.150	.155	.157	4,6	.150	.155	.157	4,6	.150	.155	.157	4,6	.150	.155	.157	4,6	.150	.155	.157	4,6	.150	.155	.157	4,6
N 16						20				24				28				24				28				24			28

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- △ DATUMS [-A-] AND [-B-] TO BE DETERMINED AT DATUM PLANE [-H-]
- △ DIMENSION E TO BE DETERMINED AT SEATING PLANE [-C-]
- △ DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE [-H-]
- △ DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .006 PER SIDE
- △ DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED .010 PER SIDE
- △ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 AND .010 FROM LEAD TIP
- △ LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .004 IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT
- △ THE CHAMFER ON THE PACKAGE BODY IS OPTIONAL. IF IT IS NOT PRESENT, A VISUAL INDEX FEATURE MUST BE LOCATED WITHIN THE ZONE INDICATED
- 10 ALL DIMENSIONS ARE IN INCHES
- 11 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-137. VARIATION AB, AD, AE & AF. EXCEPTIONS: JEDEC DIMENSION A2 MAX IS .059

REVISIONS				
DCN	REV	DESCRIPTION	DATE	APPROVED
25338	00	INITIAL RELEASE	12/16/93	T. VU
27495	01	REDRAW TO JEDEC FORMAT	03/10/95	T. VU
28047	02	ADD 28 LD	08/15/95	

LAND PATTERN DIMENSIONS



	MIN	MAX		MIN	MAX		MIN	MAX		MIN	MAX
P	.274	.282		.274	.282		.274	.282		.274	.282
P1	.142	.150		.142	.150		.142	.150		.142	.150
P2	.175 BSC			.225 BSC			.275 BSC			.325 BSC	
X	.010	.018		.010	.018		.010	.018		.010	.018
e	.025 BSC			.025 BSC			.025 BSC			.025 BSC	
N	16			20			24			28	

TOLERANCES UNLESS SPECIFIED		DECIMAL ANGULAR ±	
MM		INCHES	
1000±		.000±	
XXXX±		.0000±	
APPROVALS	DATE	TITLE	
DRAWN A4	12/15/93	PC PACKAGE OUTLINE	
CHECKED		.150" BODY WIDTH SSOP	
MAILED		.025" PITCH	
SIZE DRAWING NO.		PSC-4040	
		REV 02	
DO NOT SCALE DRAWING			

4825771 0021986 682

117