

March 1998

FAIRCHILD
SEMICONDUCTOR™

DM74S194

4-Bit Bidirectional Universal Shift Registers

General Description

These bidirectional shift registers are designed to incorporate virtually all of the features a system designer may want in a shift register; they feature parallel inputs, parallel outputs, right-shift and left-shift serial inputs, operating-mode-control inputs, and a direct overriding clear line. The register has four distinct modes of operation, namely:

- Parallel (broadside) load
- Shift right (in the direction Q_A toward Q_D)
- Shift left (in the direction Q_D toward Q_A)
- Inhibit clock (do nothing)

Synchronous parallel loading is accomplished by applying the four bits of data and taking both mode control inputs, S_0 and S_1 , high. The data are loaded into the associated flip-flops and appear at the outputs after the positive transition of the clock input. During loading, serial data flow is inhibited.

Shift right is accomplished synchronously with the rising edge of the clock pulse when S_0 is high and S_1 is low. Serial


data for this mode is entered at the shift-right data input. When S_0 is low and S_1 is high, data shifts left synchronously and new data is entered at the shift-left serial input.

Clocking of the flip-flop is inhibited when both mode control inputs are low.

Features

- Parallel inputs and outputs
- Four operating modes:
 - Synchronous parallel load
 - Right shift
 - Left shift
 - Do nothing
- Positive edge-triggered clocking
- Direct overriding clear
- Typical clock frequency 105 MHz
- Typical power dissipation 425 mW

Connection Diagram



Order Number DM54S194J or DM74S194N
See Package Number J16A or N16E

Absolute Maximum Ratings (Note 1)	DM54S	-55°C to +125°C
Supply Voltage	7V	0°C to +70°C
Input Voltage	5.5V	Storage Temperature Range -65°C to +150°C
Operating Free Air Temperature Range		

Recommended Operating Conditions

Symbol	Parameter	DM54S194			DM74S194			Units
		Min	Nom	Max	Min	Nom	Max	
V_{CC}	Supply Voltage	4.5	5	5.5	4.75	5	5.25	V
V_{IH}	High Level Input Voltage	2			2			V
V_{IL}	Low Level Input Voltage			0.8			0.8	V
I_{OH}	High Level Output Current			-1			-1	mA
I_{OL}	Low Level Output Current			20			20	mA
f_{CLK}	Clock Frequency (Note 2)	0	105	70	0	105	70	MHz
f_{CLK}	Clock Frequency (Note 3)	0	90	60	0	90	60	MHz
t_W	Pulse Width	Clock	7		7			ns
	(Note 4)	Clear	12		12			
t_{SU}	Setup Time	Mode	11		11			ns
	(Note 4)	Data	5		5			
t_H	Hold Time (Note 4)		3		3			ns
t_{REL}	Clear Release Time (Note 4)		9		9			ns
T_A	Free Air Operating Temperature	-55		125	0		70	°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: $C_L = 15 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^\circ\text{C}$ and $V_{CC} = 5\text{V}$.

Note 3: $C_L = 50 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^\circ\text{C}$ and $V_{CC} = 5\text{V}$.

Note 4: $T_A = 25^\circ\text{C}$ and $V_{CC} = 5\text{V}$.

Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 5)	Max	Units
V_I	Input Clamp Voltage	$V_{CC} = \text{Min}$, $I_I = -18 \text{ mA}$				-1.2	V
V_{OH}	High Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OH} = \text{Max}$	DM54	2.5	3.4		V
			DM74	2.7	3.4		
V_{OL}	Low Level Output Voltage	$V_{CC} = \text{Min}$, $I_{OL} = \text{Max}$				0.5	V
I_I	Input Current @ Max Input Voltage	$V_{CC} = \text{Max}$, $V_I = 5.5\text{V}$				1	mA
I_{IH}	High Level Input Current	$V_{CC} = \text{Max}$, $V_I = 2.7\text{V}$				50	µA
I_{IL}	Low Level Input Current	$V_{CC} = \text{Max}$, $V_I = 0.5\text{V}$				-2	mA
I_{OS}	Short Circuit Output Current	$V_{CC} = \text{Max}$	DM54	-40		-100	mA
			DM74	-40		-100	
I_{CC}	Supply Current	$V_{CC} = \text{Max}$ (Note 7)			85	135	mA

Note 5: All typicals are at $V_{CC} = 5\text{V}$, $T_A = 25^\circ\text{C}$.

Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Note 7: With all outputs open, inputs A through D grounded, and 4.5V applied to S0, S1, CLEAR, and the SERIAL inputs, I_{CC} is tested with a momentary ground, then 4.5V applied to CLOCK.

Switching Characteristics

at $V_{CC} = 5V$ and $T_A = 25^\circ C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input) To (Output)	$R_L = 280\Omega$				Units	
			$C_L = 15 \text{ pF}$		$C_L = 50 \text{ pF}$			
			Min	Max	Min	Max		
f_{MAX}	Maximum Clock Frequency		70		60		MHz	
t_{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q		12		15	ns	
t_{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		16.5		20	ns	
t_{PHL}	Propagation Delay Time High to Low Level Output	Clear to Q		18.5		23	ns	

Function Table

Clear	Inputs			Outputs						
	Mode	Clock	Serial		Parallel		Q_A	Q_B	Q_C	Q_D
			S1	S0	Left	Right				
L	X	X	X	X	X	X	X	X	X	X
H	X	X	L	X	X	X	X	X	X	X
H	H	H	↑	X	X	a	b	c	d	
H	L	H	↑	X	H	X	X	X	X	
H	L	H	↑	X	L	X	X	X	X	
H	H	L	↑	H	X	X	X	X	X	
H	H	L	↑	L	X	X	X	X	X	
H	L	L	X	X	X	X	X	X	X	

H = High Level (steady state). L = Low Level (steady state). X = Don't Care (any input, including transitions).


↑ = Transition from low to high level.

a, b, c, d = The level of steady state input at inputs A, B, C, or D, respectively.


$Q_{A0}, Q_{B0}, Q_{C0}, Q_{D0}$ = The level of Q_A, Q_B, Q_C, Q_D , respectively, before the indicated steady state input conditions were established.

$Q_{An}, Q_{Bn}, Q_{Cn}, Q_{Dn}$ = The level of Q_A, Q_B, Q_C respectively, before the most recent ↑ transition of the clock.


Logic Diagram




Timing Diagram



Physical Dimensions inches (millimeters) unless otherwise noted



**16-Lead Ceramic Dual-In-Line Package (J)
Order Number DM54S194J
Package Number J16A**



**16-Lead Molded Dual-In-Line Package (N)
Order Number DM74S194N
Package Number N16E**