

AM29821DCB

High Performance Bus Interface Registers

The Am29820 Series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The Am29821 and Am29822 are buffered, 10-bit wide versions of the popular '374/'534 functions. The Am29823 and Am29824 are 9-bit wide buffered registers with Clock Enable ($\overline{\text{EN}}$) and Clear ($\overline{\text{CLR}}$) - ideal for parity bus interfacing in high performance microprogrammed systems. The Am29825 and Am29826 are 8-bit buffered registers with all the '823/4 controls plus multiple enables ($\overline{\text{OE}}_1$, $\overline{\text{OE}}_2$, $\overline{\text{OE}}_3$) to allow multiuser control of the interface, e.g., $\overline{\text{CS}}$, DMA, and RD/ $\overline{\text{WR}}$. They are ideal for use as an output port requiring high $I_{\text{OL}}/I_{\text{OH}}$.

All of the AM29800 high performance interface family are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs are Schottky diode inputs, and all outputs are designed for low capacitance bus loading in the high impedance state.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

Am29821 - 26

High Performance Bus Interface Registers

DISTINCTIVE CHARACTERISTICS

- High-speed parallel registers with positive edge-triggered D-type flip-flops
 - Noninverting CP-Y tpD = 7.5ns typ
 - Inverting CP-Y tpD = 7.5ns typ
- Buffered common Clock Enable (EN) and asynchronous Clear input (CLR)
- Three-state outputs glitch free during power-up and down. Outputs have Schottky clamp to ground
- 48mA Commercial IOI, 32mA MIL IOI
- Low input/output capacitance
 - 6pF inputs (typical)
 - 8pF outputs (typical)
- Metastable "Hardened" Registers


GENERAL DESCRIPTION

The Am29820 Series bus interface registers are designed to eliminate the extra packages required to buffer existing registers and provide extra data width for wider address/data paths or buses carrying parity. The Am29821 and Am29822 are buffered, 10-bit wide versions of the popular '374/'534 functions. The Am29823 and Am29824 are 9-bit wide buffered registers with Clock Enable (EN) and Clear (CLR) – ideal for parity bus interfacing in high performance microprogrammed systems. The Am29825 and Am29826 are 8-bit buffered registers with all the '823/4 controls plus

multiple enables (\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3) to allow multiuser control of the interface, e.g., \overline{CS} , DMA, and RD/WR. They are ideal for use as an output port requiring high I_{OL}/I_{OH} .

All of the AM29800 high performance interface family are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs are Schottky diode inputs, and all outputs are designed for low capacitance bus loading in the high impedance state.

BLOCK DIAGRAM




PRODUCT SELECTOR GUIDE

		Device			
	10-Bit 9-Bit 8-Bit				
Noninverting	Am29821	Am29823	Am29825		
Inverting	Am29822	Am29824	Am29826		

CONNECTION DIAGRAM TOD View


Am29821/Am29822 10-BIT REGISTERS






LOGIC SYMBOL


METALLIZATION AND PAD LAYOUT 10-Bit Registers





ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



High Performance

Bus Interface Registers


Valid Combinations									
Am29821 Am29822 Am29823 Am29824 Am29825 Am29826	DC, DCB, DM, DMB LC, LCB, LM, LMB XC, XM								

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.


Am29823/Am29824 9-BIT REGISTERS






LOGIC SYMBOL

METALLIZATION AND PAD LAYOUT 9-Bit Registers






8

CONNECTION DIAGRAM Top View

Am29825/Am29826 8-BIT REGISTERS







LOGIC SYMBOL

METALLIZATION AND PAD LAYOUT 8-Bit Registers







PIN DESCRIPTION

Pin No.	Name	1/0	Description
	Dį		The D flip-flop data inputs.
11	CLR	ī	For both inverting and noninverting registers, when the clear input is LOW and OE is LOW, the Qi outputs are LOW. When the clear input is HIGH, data can be entered into the register.
13	СР	1	Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition.
	Y _i , ₹	0	The register three-state outputs.
14	EN	ı	Clock Enable. When the clock enable is LOW, data on the D _i input is transferred to the Q _i output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the Q _i outputs do not change state, regardless of the data or clock input transitions. (Note 5.)
	ŌĒ	ı	Output Control. When the $\overline{\text{OE}}$ input is HIGH, the Y_i outputs are in the high impedance state. When the $\overline{\text{OE}}$ input is LOW, the TRUE register data is present at the Y_i outputs.

Note 5: The Am29823 thru Am29826 registers achieve short throughput delay and setup time and reduced power consumption by means of a clock gating and latching circuit. This circuit is sensitive to very short (< 3ns) HIGH-to-LOW-to-HIGH going spikes on EN while CP is HIGH. The designer should be aware of this and avoid the use of decoders or other potentially glitching devices in the EN logic.

FUNCTION TABLES

Am29821/29823/29825

	In	puts			Internal	Outputs	
ŌĔ	CLR	EN	ō	СР	Qî	Yį	Function
H	X X	L	H	† †	ЬH	Z Z	Hi-Z
H	L L	X	X	X X	L	Z L	Clear
H	Н	Н	X X	X X	NC NC	Z NC	Hold
HHLL	1111	L L L	LHLH	† † †	H	Z Z L H	Load

H = HIGH L = LOW

NC = No Change

† = LOW-to-HIGH Transition Z = High Impedance

X = Don't Care

Am29822/29824/29826

	Inputs					Internal	Outputs	
	ŌĒ	CLR	EN	Di	СР	Qi	Y i	Function
	Н	×	L	L	† †	I -	Z Z	Hi-Z
	H	L	X	X X	X	١. ا	Z L	Clear
Ī	H	HH	Н	X X	X	NC NC	Z NC	Hold
	H	111	L	LHLH	† †	IJIJ	Z Z H L	Load

H = HIGH

NC = No Change

L = LOW

t = LOW-to-HIGH Transition

X = Don't Care Z = High Impedance

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C Ambient Temperature with
Power Applied55°C to +125°C
Supply Voltage to Ground Potential
Continuous0.5V to +7.0V
DC Voltage Applied to Outputs
for High Output State0.5V to VCC max
DC Input Voltage0.5V to +5.5V
DC Output Current, into Outputs100mA
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES


Commercial (C) Devices Temperature	
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those li ality of the device is guarantee	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 1)		Min	Typ (Note 2)	Max	Units	
		V _{CC} = MIN	I _{OH} = -15mA	2.4	3.3			
Vон	Output HIGH Voltage	Vin = ViH or ViL	I _{OH} = -24mA	2.0	3.1		Volts	
V.	Output LOW Voltage	V _{CC} = MIN	MIL,IOL = 32mA		0.31	0.5	1/-10-	
VOL	OL Output LOW Voltage	VIN = VIH or VIL	COM'L, IOL = 48mA		0.38	0.5	Volts	
VIH	Input HIGH Level	Guaranteed input logical involtage for all inputs	2.0			Volts		
VIL	Input LOW Level	Guaranteed input logical L voltage for all inputs			0.8	Volts		
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = ~18mA			-0.7	-1.2	Volts	
			Data, CLR		-0.3	-1.0		
IIL.	Input LOW Current	VCC = MAX, VIN = 0 4V	OE,EN, CP		-1.2	-2.0	mA	
i _{iH}	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7V				50	μA	
ij	Input HIGH Current	V _{CC} = MAX, V _{IN} = 55V				1.0	mA	
	Output Off-State (High Impedance)		V _O = 0.4V			-50		
loz	Output Current	VCC = MAX	Vo = 2.4V			50	μΑ	
lsc	Output Short Circuit Current (Note 3)	V _{CC} = MAX		-75	-160	-250	mA	
		V _{CC} = MAX	Over Temperature Range			140		
lcc	Supply Current (Note 4)	Outputs Open	+70°C			130	mA.	
""	'''	EN - LOW	+ 125°C			120	!	

Notes; 1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended Operating Range.
2. All typical values are V_{CC} = 5.0V, T_A = 25°C.
3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.
4. Clock input, CP, is HIGH after clocking in data to produce outputs = LOW.

SWITCHING TEST CIRCUIT



SWITCHING CHARACTERISTICS (TA = +25°C, VCC = 5.0V)

Parameters	Description		Test Conditions (Note 4)	Min	Тур	Max	Units
tplH			C _L = 50pF	3.5		8.5	ns
t _{PHL}	Propagation Delay Clock to Yi (OE = LOW)		O[= 30pr	3.5		10.5	ns
t _{PLH}	(OE = LOW)		C _L = 300pF			14	⊓S
[†] PHL	Date to 795 Cabin Time		of - 200bi	_		18	ns
ts	Data to CP Setup Time		·	2.0	0		ns
tH	Data to CP Hold Time Enable (EN L) to CP Setup Time Enable (EN L) to CP Setup Time Enable (EN) Hold Time Propagation Delay, Clear to Y;			2.0	0.5		ns
ts			C _L = 50pF	3.0	1.5		ns
ts				3.0	1.5		лз
ч				0	-1.5		ns
t _{PHL}					12.9	15.0	пѕ
ts	Clear Recovery (CLR) Time	e		5.0	1.1		ns
1pwH	Clock Pulse Width	HIGH	C _L = 50pF	5.0	3.5		ns
tpwL	Clock Pulse Width	LOW		5.0	3.0		ns
tpwL	Clear (CLR = LOW) Pulse Width			5.0	4.0		ns
tzн			C _L = 300pF			17	ns
tzL	Output Enable Time OF L to	y ;	OL = 300PF			21	ns
^t ZH	Output Enable Time OE L to Yi		C _i = 50pF		11.5	12	r18
tzı			∪[= 30 pF		11.0	12	ns
tHZ			C _L = 50pF			9	ns
tLZ	Output Disable Time OE J to	Yi L				9	ris
tHZ		· ·	C _L = 5pF		5.2	В	пв
tLZ			OL - Spr		5.5	8	ns

Note: 4. See test circuit and waveforms.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified


			Test Conditions	COMMERCIAL		MILITARY		
Parameters	Description		(Note 4)	Min	Max	Min	Max	Units
[‡] РLН			C _L = 50pF	3.5	10	3.5	10	ns
tpHL	Propagation Delay Clock to Yi		OL = SOPE	3.5	12	3.5	12	ns
tРLH	(OE - LOW)		C _L = 300pF		16		16	ns
t _{PHL}			CL = 300pr		20		20	ns
ts	Data to CP Setup Time		•	4		4		ns
t _H	Data to CP Hold Time			2		2		ns
ts	Enable (EN L) to CP Setup Time Enable (EN J) to CP Setup Time Enable (EN) Hold Time Propagation Delay, Clear to Y,			4		4		ns
ts			C _L = 50pF	4		4		ns
tн				2		2		ns
tpHL					20		20	ns
ts	Clear Recovery (CLR L) Tim	10		7		7		ns
tрwн	Clock Pulse Width	HIGH		7		7		ns
tpwl.	Clock Puise Width	LOW		7		7		ns
tpwL	Clear (CLR = LOW) Pulse Widtl	h		7		7		ns
tzH		l	C _L = 300pF		20		22	ns
t _{ZL}	Output Enable Time OE L. to	. y. L	C[= 300pr		23		25	ns
^t zH	Output Enable Time OE L to Y _t		C _L = 50pF		14		15	ПS
tZL			ој – зорг		14		15	ns
t _{HZ}			C _L = 50pF		16		18	ns
t _{LZ}	Output Disable Time OE _ to	a Yi	OL → 50μP		12		12	nş
tHZ]	- ·' [C _L = 5pF		9		10	ns
t _{LZ}]		OL = 5PF		9		10	ns


Note: 4. See test circuit and waveforms.

SWITCHING WAVEFORMS

SET UP, HOLD, AND RELEASE TIMES


ENABLE AND DISABLE TIMES Enable Disable





- Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
 - 2. Cross hatched area is don't care condition.
- Notes: 1. Diagram shown for input Control Enable-LOW and Input Control Disable-HIGH.
 - S₁ and S₂ of Load Circuit are closed except where shown.

Note: Pulse Generator for All Pulses: Rate \leq 10MHz; Z_0 = 50 Ω ; $t_f \leq$ 2.5ns; $t_f \leq$ 2.5ns.



INPUT/OUTPUT CURRENT INTERFACE CONDITIONS

