
- 8-Bit Parallel Storage Register Inputs ('LS597)
- Parallel 3-State I/O, Storage Register Inputs, Shift Register Outputs ('LS598)
- Shift Register has Direct Overriding Load and Clear
- Accurate Shift-Frequency . . . DC to 20 MHz

description


The 'LS597 comes in a 16-pin package and consists of an 8-bit storage latch feeding a parallel-in, serial-out 8-bit shift register. Both the storage register and shift register have positive-edge triggered clocks. The shift register also has direct load (from storage) and clear inputs.


The 'LS598 comes in a 20-pin package and has all the features of the 'LS597 plus 3-state I/O ports that provide parallel shift register outputs and also has multiplexed serial data inputs.





드니프	15	A
□ [] 3	i 14	SER
E [] 4	13	SRLOAD
F 🗌 5	12	RCK
G 🗌 6	_ יי _	SRCK
H 🗌 7	10	SRCLR
GND 38	9 🗋	0 _H






SN54LS598 ... J OR W PACKAGE LS598 ... DW OR N PACKAGE (TOP VIEW)

A/Q _A B/Q _B C/Q _C D/Q _D E/Q _E F/Q _F G/Q _G H/Q _H SBLQAD		20 19 18 17 16 15 14 13 12	VCC DS SERO SER1 G RCK SRCKEN SRCK
SRLOAD GND	Ч°	- * E	

SN54LS598 . . . FK PACKAGE (TOP VIEW)




NC - No internal connection


PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.




schematics of inputs and outputs



logic symbols[†]






[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.




logic diagram (positive logic)

•_



Pin numbers shown are for DW, J, N, and W packages.

SN54LS598, SN74LS598 8 BIT SHIFT REGISTERS WITH INPUT LATCHES





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

pply voltage, V _{CC} (see Note 1)	7 V
out voltage (excluding I/O ports)	
f-state output voltage (including I/O ports)	
erating free-air temperature range: SN54LS597, SN54LS598	25°C
SN74LS597, SN74LS598	70°C
prage temperature range	50°C

NOTE 1: Voltage values are with respect to the network ground terminal.

recommended operating conditions

				•	· ·	SN54LS	1		SN74LS		
					MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage				4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input v	High-level input voltage						2			V
VIL	Low-level input voltage						0.7			0.8	V
4			ΩH,				- 1			- 1	mA
юн	High-level output	current	Q _A thru Q	H, 'LS598 only			- 1			- 2.6	
			0 _H ,				8			16	
IOL	Low-level output	current	Q _A thru Q ₁	Q _A thru Q _H , 'L\$598 only			12			mA	
fsck	Shift clock freque	псу	0		20	0		20	MHz		
	5 MASI 41		SRCK	high	15			15	_		
				low	35			35			l
tw	Pulse duration		RCK	RCK				20			n\$
			SRCLR	SRCLR				20			
			SRLOAD			_		40			
		Data before	RCK1		20			20			
		DS before S	RCK † ('LS598	only)	30			30			1
		SRCKEN ION	w before SRCK	† ('LS598 only)	20			20			
t _{su}	Setup time	SRCLR inac	tive before SRC	KÌ	25			25			ns
		SRLOAD in	SRLOAD inactive before SRCK 1					30			
		RCK † befor	t before SRLOAD t (see Note 2)					40			
		SER before	SRCK t	CK t				20			
t _h	Hold time				0			0			ns
TA	Operating free-air	temperature			- 55		125	0		70	°C

NOTE 2: The RCK 1 before SRLOAD 1 setup time ensures the data saved by RCK 1 will also be loaded into the shift register.

.



			<u> </u>		·····		SN54LS	,	SN74LS'			
5	PARAMETE	R	Т	EST CONDITIO	MIN	TYP‡	MAX	MIN	TYP‡	MAX		
Vik			Vcc = MIN,	I _I = - 18 mA		-		- 1.5			- 1.5	V
			V _{CC} = MIN,	$\lambda = 2 \lambda$	1 _{ОН} = - 1 mA	2.4	3.2					
∨он	'LS598 C	2	$V_{II} = MAX$	VIH - 2 V,	10H = - 2.6 mA				2.4	3.1		V
	a _H ,				IОН = — 1 mA	2.4	3.2		2.4	3.2		
	'LS598 (-			IOL = 12 mA		0.25	0.4		0.25	0.4	
¥	63336	2	V _{CC} = MIN,	V _{1H} = 2 V,	IOL = 24 mA				ĺ	0.35	0.5	v
VOL	QH,		V _{IL} ≃ MAX		IOL = 8 mA		0.25	0.4		0.25	0.4	
	ЧЧ				IOL = 16 mA					0.35	0.5	
1	'L\$598 (<u>،</u>	V _{CC} = MAX,	V _{IH} = 2 V,	V _{1L} = MAX,			20			20	μA
lozh	L3098 (4	V _O = 2.7 V		•			20			20	
1	'LS598 (<u> </u>	VCC = MAX,	V _{IH} = 2 V,	VIL = MAX,			- 0.4				πА
IOZL	L3530 (L .	V _O = 0.4 V					0.4				
1.	' LS598 (נ	Vcc = MAX		V ₁ = 5.5 V			0.1			0.1	mA
1	Others				V ₁ = 7 V			0.1			0,1	
Чн	•		VCC = MAX,	V ₁ = 2.7 V				20			20	μA
	'L\$598 S	RCK						- 0.8			- 0.8	
hι	SER, A	Thru H	VCC = MAX,	V _I = 0.4 V				- 0.4			- 0.4	Am
	Others	-						- 0.2			- 0.2	
1 8	'LS598 (2	Vcc = MAX,	VozAV		- 30		- 130	- 30		- 130	mA
058	Ω _H ′			10 01		- 20		- 100	- 20		- 100	
•	'LS597	іссн					35	53		35	53	
	6333/	ICCL	V _{CC} = MAX,				35	53		35	53_	
lcc	[- ССН	All possible inp	uts grounded,			45	68		45	68	mA
	'LS598	ICCL	All outputs ope	All outputs open				80		54	80	
		¹ ccz	1				56	85		56	85	}

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

+ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ §Not more than one output should be shorted at a time and the duration of the short-circuit should not exceed one second.




	FROM	то		1S597							
PARAMETER	(INPUT)	(OUTPUT)	TEST CON	MIN	түр	MAX	MIN	TYP	MAX		
fmax	SRCK	٩	$R_{L} = 667 \Omega,$	CL = 45 pF	20	35		20	35		MHz
^f max	SRCK	QH,	$R_{\rm L} = 1 \ k\Omega$	C _L = 30 pF	20	35					MHz
^t PLH	SRCK	QH'				15	23		11	17	ns
^t PHL	SPCKt	QH,	D 110	o o o - c		20	30		15	23	ns
tPLH	SRLOAD+	Ω _H ′	$R_L = 1 k\Omega,$	C[= 30 pr		38	57		28	42	กร
TPHL	SRLOAD+	QH,				29	44		20	30	ns
^t PHL	SRCLR	Δ _Η ΄				24	36		18	27	ns
1PLH	RCKT	OH,	$R_L = 1 k\Omega.$	C _L = 30 pF		41	60		32	48	ns
tenL	RCK1	α _Η .	SRLOAD = L			32	48		24	36	ns
^t PLH	SRCKt	Q			Ι				12	18	ns
^t PHL	SRCK1	<u>a</u>	1						19	28	п 5
^t PLH	SRLOAD.	۵				• •			32	48	ns
^t PHL	SRLOAD	۵	$R_{L} = 667 \Omega$,	$C_L = 45 \rho F$					27	40	пз
TPHL	SRCLR+	a							25	38	ns
^t PZH	Gł	٥							26	31	ns
tPZL	Gł	۵]						29	43	ns
tPHZ	Gt	Q	D 007.0	0 5			_		25	38	ns
tPLZ	Gt	Q	R _L = 667 Ω,	ul = pbb				[]	20	30	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



typical operating sequences





SHIFT & OUTPUT

Q_{H'}



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-89444012A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 89444012A SNJ54LS 597FK	Samples
5962-8944401EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	Samples
5962-8944401EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	Samples
5962-8944401FA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	Samples
5962-8944401FA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	Samples
SN74LS597D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS597	Samples
SN74LS597D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS597	Samples
SN74LS597N	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS597N	Samples
SN74LS597N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS597N	Samples
SN74LS598N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS598N	Samples
SN74LS598N	ACTIVE	PDIP	Ν	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS598N	Samples
SNJ54LS597FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 89444012A SNJ54LS 597FK	Samples
SNJ54LS597FK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 89444012A SNJ54LS 597FK	Samples
SNJ54LS597J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	Samples
SNJ54LS597J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8944401EA SNJ54LS597J	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54LS597W	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	Samples
SNJ54LS597W	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-8944401FA SNJ54LS597W	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



OTHER QUALIFIED VERSIONS OF SN54LS597, SN74LS597 :

• Catalog : SN74LS597

• Military : SN54LS597

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-89444012A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-8944401FA	W	CFP	16	1	506.98	26.16	6220	NA
SN74LS597D	D	SOIC	16	40	507	8	3940	4.32
SN74LS597N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS597N	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS598N	N	PDIP	20	20	506	13.97	11230	4.32
SNJ54LS597FK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54LS597W	W	CFP	16	1	506.98	26.16	6220	NA

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. This package can be hermetically sealed with a metal lid.

D. Falls within JEDEC MS-004



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated