

Description

The DIODES™ AP25810L device is a USB-C® downstream-facing port (DFP) controller with an integrated 3A rated USB power switch. The AP25810L device monitors the Type-C configuration channel (CC) lines to determine when a USB device is attached. If an upstream-facing port (UFP) device is attached, the AP25810L device applies power to the V_{BUS} and communicates the selectable V_{BUS} current-sourcing capability to the UFP via the pass-through CC line. If the UFP is attached using an electronically marked cable, the AP25810L device also applies V_{CONN} power to the cable CC pin. The AP25810L device also identifies when Type-C audio or debug accessories are attached.

The AP25810L device draws less than $0.7\mu A$ (typ) when no device is attached. Additional system power saving is achievable in the S4 and S5 system power states by using the \overline{UFP} output to disable the high-power 5V supply when no UFP is attached. In this mode, the device is capable of running from an auxiliary supply (AUX), which can be a lower-voltage supply (3.3V), typically powering the system μC in low-power states (S4 and S5).


The AP25810L 30m Ω power switch has two selectable fixed-current limits that align with the Type-C current levels. The \overline{FAULT} output signals when the switch is in an overcurrent or overtemperature condition. The $\overline{LD_DET}$ output controls power management to multiple high-current Type-C ports in an environment where all ports cannot simultaneously provide high current (3A).

The AP25810L is available in a standard Green W-QFN3040-20 package with exposed PAD for improved thermal performance, and is RoHS-compliance.

Applications

- USB-C host ports in Notebooks for sleep charging
- LCD monitor/docking stations and charging cradles
- USB-C wall chargers

Pin Assignments




Features

- USB-C Rev. 2.0 Compliant DFP Controller
- Connector Attach or Detach Detection
- STD, 1.5A or 3A Capability Advertisement on CC
- Super-Speed Polarity Determination
- V_{BUS} Application and Discharge
- V_{CONN} Application to Electronically Marked Cable
- Audio and Debug Accessory Identification
- $0.7\mu A$ (typ) I_{DDQ} When Port Is Unattached
- Three Input Supply Options
 - IN1: USB Charging Supply
 - IN2: V_{CONN} Supply
 - AUX: Device Power Supply
- Power Wake Supports Low Power in System Hibernate (S4) and OFF (S5) Power States
- 30m Ω (typ) High-Side MOSFET
- Programmable 1.7A or 3.4A ILIM ($\pm 7.1\%$)
- Port Power Management Enables Power Resource Optimization Across Multiple Ports
- Transient Protection for CC1/CC2 Lines:
 - IEC 61000-4-2 Contact Discharge ± 8 kV
 - IEC 61000-4-2 Air Gap Discharge ± 15 kV
- Thermally Efficient Low Profile Package
- **Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)**
- **Halogen and Antimony Free. "Green" Device (Note 3)**
- **An automotive-compliant part is available under separate datasheet (DIODES™ [AP25810LQ](#))**

- Notes:
1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
 2. See <https://www.diodes.com/quality/lead-free/> for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and Lead-free.
 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine, <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.

Typical Applications Circuit




Pin Descriptions

Pin Number	Pin Name	I/O	Pin Function
1	$\overline{\text{FAULT}}$	O	Fault event indicator. Open-drain logic output that asserts low to indicate a current-limit or thermal shutdown event due to overtemperature.
2	IN1	I	V_{BUS} input supply. Internal power switch connects IN1 to OUT.
3	IN1	I	V_{BUS} input supply. Internal power switch connects IN1 to OUT.
4	IN2	I	V_{CONN} input supply. Internal power switch connects IN2 to CC1 or CC2. Short to IN1 if only one supply is used.
5	AUX	I	Auxiliary input supply. Connect to an always-alive system rail to use the power-wake feature. Short to IN1 and IN2 if only one supply is used.
6	EN	I	Enable logic input. Turns the device on and off
7	CHG	I	Charge-logic input to select between standard USB (500mA for a Type-C receptacle supporting only USB 2.0, and 900mA for Type-C receptacle supporting USB 3.1) or a Type-C current-sourcing ability.
8	CHG_HI	I	High-charge logic input to select between 1.5A and 3A Type-C current sourcing capability. Valid when CHG is set to Type-C current.
9	REF_RTN	I	Precision signal-reference return. Connect to the REF pin via a 100k Ω , 1% resistor.
10	REF	I	Analog input used to generate the internal current reference. Connect a 1% or better, 100ppm, 100k Ω resistor between this pin and REF_RTN.
11	CC1	I/O	Analog input/output that connects to the Type-C receptacle CC1 pin
12	GND	—	Power ground
13	CC2	I/O	Analog input/output that connects to the Type-C receptacle CC2 pin.

Pin Descriptions (continued)

Pin Number	Pin Name	I/O	Pin Function
14	OUT	O	Power switch output
15	OUT	O	Power switch output
16	$\overline{\text{DEBUG}}$	O	Open-drain logic output that asserts when a Type-C debug accessory is identified on the CC lines.
17	$\overline{\text{AUDIO}}$	O	Open-drain logic output that asserts when a Type-C audio accessory is identified on the CC lines.
18	$\overline{\text{POL}}$	O	Polarity open-drain logic output that signals which Type-C CC pin is connected to the CC line. This gives the information needed to multiplex the super-speed lines. Asserted when the CC2 pin is connected to the CC line in the cable.
19	$\overline{\text{UFP}}$	O	Open-drain logic output that asserts when a Type-C UFP is identified on the CC lines.
20	$\overline{\text{LD_DET}}$	O	Load-detect open-drain logic output that signals when a device set to source Type-C 3A current is sourcing over 1.95A, nominal.
—	Thermal pad	—	Thermal pad on the bottom of the package. The thermal pad is internally connected to GND and is used to heat-sink the device to the circuit board. Connect the thermal pad to the GND plane.

Functional Block Diagram



Absolute Maximum Ratings (@ T_A = +25°C, unless otherwise specified.) (Note 4)

Symbol	Parameter	Ratings	Unit	
ESD	HBM	Human Body Model ESD Protection	±2	kV
	CDM	Charged Device Model ESD Protection	±750	V
	IEC system level	IEC 61000-4-2. Contact Discharge, CC1/CC2 (Note 5)	±8	kV
	IEC system level	IEC 61000-4-2. Air Gap Discharge, CC1/CC2 (Note 5)	±15	kV
Pin Voltage, V	IN1, IN2, AUX, EN, CHG, CHG_HI, REF, $\overline{\text{LD_DET}}$, $\overline{\text{FAULT}}$, $\overline{\text{UFP}}$, $\overline{\text{POL}}$, $\overline{\text{AUDIO}}$, $\overline{\text{DEBUG}}$, OUT, CC1 & CC2	-0.3 to +7	V	
	REF_RTN	Internally connected to GND	V	
Pin positive source current, I _{SRC}	OUT, REF, CC1, CC2	Internally limited	A	
Pin positive sink current, I _{SNK}	OUT (while applying V _{BUS})	5	A	
	CC1, CC2 (while applying V _{CONN})	1	A	
	$\overline{\text{LD_DET}}$, $\overline{\text{FAULT}}$, $\overline{\text{UFP}}$, $\overline{\text{POL}}$, $\overline{\text{AUDIO}}$, $\overline{\text{DEBUG}}$	Internally limited	mA	
R _{ΘJA}	Thermal Resistance, Junction to Ambient (Note 6)	W-QFN3040-20	40	°C/W
R _{ΘJC}	Thermal Resistance, Junction to Case (Note 6)	W-QFN3040-20	5	°C/W
T _{J(max)}	Maximum Junction Temperature		+180	°C
T _{ST}	Storage Temperature		-65 to +150	°C

- Notes:
- Stresses greater than the 'Absolute Maximum Ratings' specified above may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.
 - EVM have been tested per typical circuit with capacitors connected to the V_{IN} and V_{OUT}.
 - R_{ΘJA} and R_{ΘJC} are measured at T_A = 25°C on a high effective thermal conductivity four-layer test board per JEDEC 51-7.

Recommended Operating Conditions (Note 7)

Symbol	Parameter	Min	Max	Unit	
V _{IN}	Supply voltage	IN1	4.5	6.5	V
		IN2	4.5	5.5	V
		AUX	2.9	5.5	V
V _{OUT}	Output Voltage	OUT	0	6.5	V
V _I	Input voltage	EN, CHG, CHG_HI	0	5.5	V
V _{IH}	High-level input voltage	EN, CHG, CHG_HI	1.17	—	V
V _{IL}	Low-level voltage	EN, CHG, CHG_HI	—	0.58	V
V _{PU}	Pull-up voltage	Used on $\overline{\text{LD_DET}}$, $\overline{\text{FAULT}}$, $\overline{\text{UFP}}$, $\overline{\text{POL}}$, $\overline{\text{AUDIO}}$, $\overline{\text{DEBUG}}$	0	5.5	V
I _{SRC}	Positive source current	OUT	—	3	A
		CC1 or CC2 when supplying V _{CONN}	—	350	mA
I _{SNK}	Positive sink current (10ms moving average)	$\overline{\text{LD_DET}}$, $\overline{\text{FAULT}}$, $\overline{\text{UFP}}$, $\overline{\text{POL}}$, $\overline{\text{AUDIO}}$, $\overline{\text{DEBUG}}$	—	10	mA
I _{SNK_PULSE}	Positive repetitive pulse sink current	$\overline{\text{LD_DET}}$, $\overline{\text{FAULT}}$, $\overline{\text{UFP}}$, $\overline{\text{POL}}$, $\overline{\text{AUDIO}}$, $\overline{\text{DEBUG}}$	—	Internally limit	mA
R _{REF}	Reference resistor		98	102	kΩ
T _A	Operating Ambient Temperature		-40	+85	°C

- Note: 7. Refer to the typical application circuit.

Electrical Characteristics

–40°C ≤ T_J ≤ 125°C, 4.5V ≤ V_{IN1} ≤ 6.5V, 4.5V ≤ V_{IN2} ≤ 5.5V, 2.9V ≤ V_{AUX} ≤ 5.5V; V_{EN} = V_{CHG} = V_{CHG_HI} = V_{AUX}, R_{REF} = 100kΩ. Typical values are at 25°C. All voltages are with respect to GND. I_{OUT} and I_{OS} defined positive out of the indicated pin. (unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
OUT – POWER SWITCH						
R _{DSON}	On-resistance (Note 8)	T _J = 25°C, I _{OUT} = 3A	—	30	37	mΩ
		–40°C ≤ T _J ≤ 85°C, I _{OUT} = 3A	—	30	46	
		–40°C ≤ T _J ≤ 125°C, I _{OUT} = 3A	—	30	55	
I _{REV}	OUT to IN reverse leakage current	V _{OUT} = 6.5V, V _{IN1} = V _{EN} = 0V, –40°C ≤ T _J ≤ 85°C, I _{REV} is current out of IN1 pin	—	0	3	μA
OUT – CURRENT LIMIT						
I _{OS}	Short circuit current limit (Note 8, 9)	V _{CHG} = 0V or V _{CHG} = V _{AUX} and V _{CHG_HI} = 0V	1.58	1.7	1.9	A
		V _{CHG} = V _{AUX} and V _{CHG_HI} = V _{AUX} (Note 9)	3.16	3.4	3.8	
		R _{REF} = 10Ω (Note 9)	—	—	7	
OUT – DISCHARGE						
R _{DIS}	Discharge resistance	V _{OUT} = 4V, UFP signature removed from CC lines, time < t _{w_DCHG}	20	40	60	Ω
R _{BDIS}	Bleed discharge resistance	V _{OUT} = 4V, No UFP signature on CC lines, time > t _{w_DCHG}	100	150	250	kΩ
REF						
V _O	Output voltage	—	0.78	0.8	0.82	V
I _{OS}	Short circuit current	R _{REF} = 10Ω	9.5	—	15.3	μA
FAULT						
V _{OL}	Output low voltage	I _{FAULT} = 1mA	—	—	350	mV
I _{OFF}	Off-state leakage	V _{FAULT} = 5.5V	—	—	1	μA
LD_DET						
V _{OL}	Output low voltage	I _{LD_DET} = 1mA	—	—	350	mV
I _{OFF}	Off-state leakage	V _{LD_DET} = 5.5V	—	—	1	μA
I _{TH}	OUT sourcing, rising threshold current for load detect (Note 9)	—	1.8	1.95	2.25	A
—	Hysteresis (Note 9)	—	—	125	—	mA
CC1, CC2 – V_{CONN} POWER SWITCH						
R _{DSON}	On-resistance	T _J = 25°C, I _{OUT} = 250mA	—	365	420	mΩ
		–40°C ≤ T _J ≤ 85°C, I _{OUT} = 250mA	—	365	530	
		–40°C ≤ T _J ≤ 125°C, I _{OUT} = 250mA	—	365	600	
CC1, CC2 – V_{CONN} POWER SWITCH – CURRENT LIMIT						
I _{OS}	Short-circuit current limit (Note 9)	—	380	450	520	mA
		R _{REF} = 10Ω (Note 9)	—	—	800	
CC1, CC2 – CONNECT MANAGEMENT – DANGLING ELECTRONICALLY MARKED CABLE MODE						
I _{SRC}	Sourcing current on the pass-through CC Line	0V ≤ V _{CCx} ≤ 1.5V	64	80	96	μA
	Sourcing current on the Ra CC line	0V ≤ V _{CCx} ≤ 1.5V	64	80	96	

Note: 8. Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.
9. Specification is guarantee by design.

Electrical Characteristics (continued)

–40°C ≤ T_J ≤ 125°C, 4.5V ≤ V_{IN1} ≤ 6.5V, 4.5V ≤ V_{IN2} ≤ 5.5V, 2.9V ≤ V_{AUX} ≤ 5.5V; V_{EN} = V_{CHG} = V_{CHG_HI} = V_{AUX}, R_{REF}=100kΩ. Typical values are at 25°C. All voltages are with respect to GND. I_{OUT} and I_{OS} defined positive out of the indicated pin. (unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
CC1, CC2 – CONNECT MANAGEMENT – ACCESSORY MODE						
ISRC	CCx sourcing current (CC2 – audio, CC1-debug)	0V ≤ V _{CCx} ≤ 1.5V	64	80	96	μA
	CCx sourcing current (CC1 – audio, CC2-debug)	0V ≤ V _{CCx} ≤ 1.5V	—	0	—	
CC1, CC2 – CONNECT MANAGEMENT – UFP MODE						
ISRC	Sourcing current with either IN1 or IN2 in UVLO	0V ≤ V _{CCx} ≤ 1.5V V _{IN1} < V _{TH_UVLO_IN1} or V _{IN2} < V _{TH_UVLO_IN2}	64	80	96	μA
ISRC	Sourcing current	V _{CHG} = 0V and V _{CHG_HI} = 0V 0V ≤ V _{CCx} ≤ 1.5V	75	80	85	μA
		V _{CHG} = V _{AUX} and V _{CHG_HI} = 0V 0V ≤ V _{CCx} ≤ 1.5V	170	180	190	
		V _{CHG} = V _{AUX} and V _{CHG_HI} = V _{AUX} 0V ≤ V _{CCx} ≤ 2.45V	312	330	348	
UFP, POL, AUDIO, DEBUG						
VOL	Output low voltage	I _{SNK_PIN} = 1mA	—	—	250	mV
I _{OFF}	Off-state leakage	V _{PIN} = 5.5V	—	—	1	μA
EN, CHG, CHG_HI – LOGIC INPUTS						
V _{TH}	Rising threshold voltage	—	—	0.925	1.15	V
V _{TH}	Falling threshold voltage	—	0.65	0.875	—	V
—	Hysteresis	—	—	50	—	mV
I _{IN}	Input current	V _{EN} = 0V or 6.5V	-0.5	—	0.5	μA
OVERTEMPERATURE SHUTDOWN						
T _{TH_OTSD2}	Rising threshold temperature for device shutdown (Note 9)	—	155	—	—	°C
—	Hysteresis (Note 9)	—	—	20	—	°C
T _{TH_OTSD1}	Rising threshold temperature for OUT/ V _{CONN} switch shutdown in current limit (Note 9)	—	135	—	—	°C
—	Hysteresis (Note 9)	—	—	20	—	°C
IN1						
V _{TH_UVLO_IN1}	Rising threshold voltage for UVLO	—	3.9	4.1	4.3	V
—	Hysteresis	—	—	100	—	mV
I _{IN1(DIS)}	Disabled supply current	V _{EN} = 0V, –40°C ≤ T _J ≤ 85°C	—	—	1	μA
I _{IN1(CC_OPEN)}	Enabled supply current with CC lines open	–40°C ≤ T _J ≤ 85°C	—	—	1	μA
I _{IN1(Ra)}	Enabled supply current with accessory or dangling electronically marked cable signature on CC lines	—	—	—	4	μA
I _{IN1(Rd)}	Enabled supply current with UFP attached	V _{CHG} = 0V, or V _{CHG} = V _{AUX} and V _{CHG_HI} = 0V	—	150	200	μA
		—	—	160	220	

Note: 9. Specification is guarantee by design.

Electrical Characteristics (continued)

$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$, $4.5\text{V} \leq V_{\text{IN}1} \leq 6.5\text{V}$, $4.5\text{V} \leq V_{\text{IN}2} \leq 5.5\text{V}$, $2.9\text{V} \leq V_{\text{AUX}} \leq 5.5\text{V}$; $V_{\text{EN}} = V_{\text{CHG}} = V_{\text{CHG_HI}} = V_{\text{AUX}}$, $R_{\text{REF}}=100\text{k}\Omega$. Typical values are at 25°C . All voltages are with respect to GND. I_{OUT} and I_{OS} defined positive out of the indicated pin. (unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
IN2						
$V_{\text{TH_UVLO_IN2}}$	Rising threshold voltage for UVLO	—	3.9	4.1	4.3	V
—	Hysteresis	—	—	100	—	mV
$I_{\text{IN2(DIS)}}$	Disabled supply current	$V_{\text{EN}} = 0\text{V}$, $-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$	—	—	1	μA
$I_{\text{IN2(CC_OPEN)}}$	Enabled supply current with CC lines open	$-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$	—	—	1	μA
$I_{\text{IN2(Ra)}}$	Enabled supply current with accessory or dangling electronically marked cable signature on CC lines	—	—	—	4	μA
$I_{\text{IN2(Rd)}}$	Enabled supply current with UFP signature on CC lines (Includes IN current that provides the CC output current to the UFP Rd resistor)	$V_{\text{CHG}} = 0\text{V}$, $0\text{V} \leq V_{\text{CCx}} \leq 1.5\text{V}$	—	120	140	μA
		$V_{\text{CHG}} = V_{\text{IN}}$ and $V_{\text{CHG_HI}} = 0\text{V}$, $0\text{V} \leq V_{\text{CCx}} \leq 1.5\text{V}$	—	210	250	
		$0\text{V} \leq V_{\text{CCx}} \leq 2.45\text{V}$	—	360	400	
AUX						
$V_{\text{TH_UVLO_AUX}}$	Rising threshold voltage for UVLO	—	2.65	2.75	2.85	V
—	Hysteresis	—	—	100	—	mV
$I_{\text{AUX(DIS)}}$	Disabled supply current	$V_{\text{EN}} = 0\text{V}$, $-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$	—	—	1	μA
$I_{\text{AUX(CC_OPEN)}}$	Enabled internal supply current with CC lines open	$-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$	—	0.2	1	μA
$I_{\text{AUX(Ra)}}$	Enabled supply current with accessory or dangling active cable signature on CC lines	—	—	160	200	μA
$I_{\text{AUX(Rd_noIN)}}$	Enabled supply current with UFP termination on CC lines and with either IN1 or IN2 in UVLO	$V_{\text{IN}1} < V_{\text{TH_UVLO_IN}1}$ or $V_{\text{IN}2} < V_{\text{TH_UVLO_IN}2}$	—	145	200	μA
$I_{\text{AUX(Rd)}}$	Enabled supply current with UFP termination on CC lines	—	—	120	150	μA

Switching Characteristics (continued)

$-40^{\circ}\text{C} \leq T_J \leq 125^{\circ}\text{C}$, $4.5\text{V} \leq V_{IN1} \leq 6.5\text{V}$, $4.5\text{V} \leq V_{IN2} \leq 5.5\text{V}$, $2.9\text{V} \leq V_{AUX} \leq 5.5\text{V}$; $V_{EN} = V_{CHG} = V_{CHG_HI} = V_{AUX}$, $R_{REF}=100\text{k}\Omega$. Typical values are at 25°C . All voltages are with respect to GND. I_{OUT} and I_{OS} defined positive out of the indicated pin. (unless otherwise specified.)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
OUT – POWER SWITCH						
t_r	Output-voltage rise time	$V_{IN1} = 5\text{V}$, $C_L = 1\mu\text{F}$, $R_L = 100\Omega$ (measured from 10% to 90% of final value)	1.2	1.8	2.5	ms
t_f	Output-voltage fall time		—	0.25	0.35	ms
t_{on}	Output-voltage turn-on time	$V_{IN1} = 5\text{V}$, $C_L = 1\mu\text{F}$, $R_L = 100\Omega$	2.5	3.5	5	ms
t_{off}	Output-voltage turn-off time		—	0.25	0.35	ms
OUT – CURRENT LIMIT						
t_{ios}	Current-limit response time to short Circuit (Note 9)	$V_{IN1} - V_{OUT} = 1\text{V}$, $R_L = 10\text{m}\Omega$, see Figure 1	—	3.5	—	μs
FAULT						
t_{DEGA}	Asserting deglitch due to overcurrent	—	5.5	8.2	10.7	ms
$t_{DEGA(OC)}$	Asserting deglitch due to Overtemperature in current limit	—	—	0	—	ms
$t_{DEGA(OT)}$	Deasserting deglitch	—	5.5	8.2	10.7	ms
LD_DET						
t_{DEGA}	Asserting deglitch	—	45	65	96	ms
t_{DEGD}	Deasserting deglitch	—	1.45	2.15	2.9	s
OUT – DISCHARGE						
—	R_{DCHG} discharge time	$V_{OUT} = 1\text{V}$, time $I_{SNK_OUT} > 1\text{mA}$ after UFP signature removed from CC lines	39	65	96	ms
CC1, CC2 - VCONN POWER SWITCH						
t_r	Output voltage rise time	$V_{IN2} = 5\text{V}$, $C_L = 1\mu\text{F}$, $R_L = 100\Omega$ (measured from 10% to 90% of final value)	0.15	0.25	0.4	ms
t_f	Output voltage fall time		0.18	0.22	0.35	ms
t_{on}	Output voltage turn-on time	$V_{IN2} = 5\text{V}$, $C_L = 1\mu\text{F}$, $R_L = 100\Omega$	0.9	1.5	2	ms
t_{off}	Output voltage turn-off time		0.15	0.4	0.55	ms
CC1, CC2 – VCONN POWER SWITCH – CURRENT LIMIT						
t_{res}	Current limit response time to short Circuit (Note 9)	$V_{IN2} - V_{CONN} = 1\text{V}$, $R = 10\text{m}\Omega$, see Figure 1	—	1	—	μs
UFP, POL, AUDIO, DEBUG						
t_{DEGR}	Asserting deglitch	—	100	150	200	ms
t_{DEGF}	Deasserting deglitch	—	7.9	12.5	17.7	ms

Note: 9. Specification is guarantee by design.

Typical Performance Characteristics




Figure 1. Output Short-Circuit Timing Diagram

Typical Performance Characteristics ($T_A = +25^\circ\text{C}$, $V_{IN1} = 5\text{V}$, $V_{IN2} = 5\text{V}$, $V_{AUX}=5\text{V}$, $C_{IN} = 150\mu\text{F}$, $C_L = 10\mu\text{F}$, unless otherwise specified.)




Figure 2. VBUS Current Limiting Switch On Resistance vs Temperature




Figure 3. VCONN Current Limiting Switch On Resistance vs Temperature




Figure 4. OUT Reverse Leakage Current vs Temperature




Figure 5. ILIM for VBUS and VCON vs Temperature




Figure 6. LD_DET Threshold vs Temperature




Figure 7. CC Sourcing Current to UFP vs Temperature

Typical Performance Characteristics (continued)




Figure 8. IN1 Current with UFP vs Temperature




Figure 9. IN2 Current with UFP vs Temperature






Figure 10. AUX Current with UFP vs Temperature


Application Curves ($T_A = +25^\circ\text{C}$, $V_{IN1} = 5\text{V}$, $V_{IN2} = 5\text{V}$, $V_{AUX}=5\text{V}$, $C_{IN} = 150\mu\text{F}$, $C_L = 10\mu\text{F}$, unless otherwise specified.)




20ms/div
Basic start-up: $IN1 = IN2 = AUX = EN = CHG = CHG_HI = 5\text{V}$,
 $CC1 = Rd$, $CC2 = \text{open}$
Figure 11. Basic Start-Up




40ms/div
 $IN1 = IN2 = AUX = EN = CHG = CHG_HI = 5\text{V}$, $CC1 = \text{open}$,
 $CC2 = \text{open} \rightarrow Rd$
Figure 12. Start-Up




200μs/div
 $IN1 = IN2 = AUX = EN = 5\text{V}$; $CHG = CHG_HI = 0\text{V}$,
 $CC1 = \text{open}$, $CC2 = Rd$, $OUT = \text{open} \rightarrow 5\ \Omega$
Figure 13. Load Step



40ms/div
 $IN1 = IN2 = AUX = EN = CHG = CHG_HI = 5\text{V}$, $CC1 = Rd$,
 $CC2 = \text{open}$, $OUT = \text{shorted}$
Figure 14. Hot-Plug to Short




20ms/div
 $IN1 = IN2 = AUX = EN = CHG = CHG_HI = 5\text{V}$, $CC1 = \text{short}$,
 $CC2 = Rd$
Figure 15. Short On CC1



20ms/div
 $IN1 = IN2 = AUX = EN = CHG = CHG_HI = 5\text{V}$, $CC1 = \text{open}$,
 $CC2 = Rd \rightarrow \text{open}$
Figure 16. Remove Rd

Application Curves (continued)



40ms/div
 $V_{IN} 5\text{ V} \rightarrow 3.5\text{ V} \rightarrow 5\text{ V}$,
 $IN1 = IN2 = AUX = EN = CHG = CHG_HI = 5\text{ V}$,
 $CC1 = Rd, CC2 = Ra$

Figure 17. Brown-Out Test

Detailed Description

Overview

The AP25810L device is a highly integrated USB-C downstream-facing port (DFP) controller with built-in power switch developed for the new USB-C connector and cable. The device provides all of the functionality needed to support a USB-C DFP in a system where USB power delivery (PD) source capabilities (for example, $V_{BUS} > 5\text{ V}$) are not implemented.

USB-C Basic

For a detailed description of the Type-C specification, see the USB-IF website to download the latest released version. Some of the basic concepts of the Type-C specification that pertain to understanding the operation of the AP25810 device (a DFP device) are described as follows.

USB-C removes the need for different plug and receptacle types for host and device functionality. The Type-C receptacle replaces both Type-A and Type-B receptacles because the Type-C cable is pluggable in either direction between host and device. A host-to-device logical relationship is maintained via the configuration channel (CC). Optionally, hosts and devices can be either providers or consumers of power when USB PD communication is used to swap roles.

All USB-C ports operate in one of the following three data modes:

- Host mode: the port can only be host (provider of power).
- Device mode: the port can only be device (consumer of power).
- Dual-role mode: the port can be either host or device.

Port types:

- DFP (downstream-facing port): Host
- UFP (upstream-facing port): Device
- DRP (dual-role port): Host or device

Valid DFP-to-UFP connections:

- Table 1 describes valid DFP-to-UFP connections.
- Host-to-host and device-to-device have no functions.

Table 1. DFP-to-UFP Connections

	HOST-MODE PORT	DEVICE-MODE PORT	DUAL-ROLE PORT
Host-mode port	No function	Works	Works
Device-mode port	Works	No function	Works
Dual-role port	Works	Works	Works (Note 10)

Note: 10. This may be automatic or manually driven.

Detailed Description (continued)

Configuration Channel

The function of the configuration channel (CC) is to detect connections and configure the interface across the USB-C cables and connectors.

Functionally, the configuration channel serves the following purposes:

- Detect connection to the USB ports
- Resolve cable orientation and twist connections to establish USB data bus routing
- Establish DFP and UFP roles between two connected ports
- Discover and configure power: USB-C current modes or USB power delivery
- Discover and configure optional alternate and accessory modes
- Enhance flexibility and ease of use

Typical flow of DFP to UFP configuration is shown in Figure 18:




Figure 18. Flow of DFP to UFP Configuration

Detecting a Connection

DFPs and DRPs fulfill the role of detecting a valid connection over USB-C. Figure 19 shows a DFP-to-UFP connection made with Type-C cable. As shown in Figure 19, the detection concept is based on being able to detect terminations in the product that has been attached. A pullup and pulldown termination model is used. A pullup termination can be replaced by a current source.

- In the DFP-UFP connection, the DFP monitors both CC pins for a voltage lower than the unterminated voltage.
- A UFP advertises R_d on both its CC pins (CC1 and CC2).
- A powered cable advertises R_a on only one of the CC pins of the plug. R_a is used to inform the source to apply V_{CONN} .
- An analog audio device advertises R_a on both CC pins of the plug, which identifies it as an analog audio device. V_{CONN} is not applied on either CC pin in this case.




Figure 19. DFP-UFP Connection

The AP25810L is a DFP Type-C port controller with integrated power switch for V_{CONN} and V_{BUS} . The AP25810L does not support BC1.2 charging modes since it does not interact with USB D+/D- data lines. It can be used in conjunction with a BC 1.2 device to support BC1.2 and Type-C charging modes in a single Type-C DFP port. The AP25810L can be used in a USB 2.0 only or USB 3.1 port implementation. When used in a USB 3.1 port, the AP25810L can control an external super speed MUX to handle the Type-C flippable feature.

Feature Description

Configuration Channel Pins CC1 and CC2

The AP25810L has CC1 and CC2 that serve to detect an attachment to the port and resolve cable orientation. These pins are also used to establish current broadcast to a valid UFP, configure V_{CONN} , and detect Debug or Audio Adapter Accessory attachment.

Table 2. AP25810L Response to various attachments to its port

AP25810L TYPE-C PORT	CC1	CC2	AP25810L Response (Note 11)					
			OUT	V_{CONN} on CC1 or CC2	POL	UFP	AUDIO	DEBUG
Nothing attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z
UFP connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z
Powered cable, no UFP Connected	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered cable, no UFP Connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered cable, UFP Connected	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z
Powered cable, UFP Connected	Ra	Rd	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z
Debug accessory Connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	LOW
Audio-adapter accessory Connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z

Note: 11. \overline{UFP} , \overline{POL} , \overline{AUDIO} and \overline{DEBUG} are open-drain outputs; pull high with 100k Ω to AUX when used. Tie to GND or leave open when not used.

Current Capability Advertisement and Overload Protection

The AP25810L supports all three Type-C current advertisements as defined by the USB-C standard. Current broadcast to a connected UFP is controlled by the CHG and CHG_HI pins. For each broadcast level the device protects itself from a UFP that draws current in excess of the port's USB-C Current advertisement by setting the current limit as shown in Table 3.

Table 3. USB-C Current Advertisement

CHG	CHG_HI	CC Capability Broadcast	Current Limit (type)	Load Detect Threshold (type)
0	0	STD	1.7A	NA
0	1	STD	1.7A	NA
1	0	1.5A	1.7A	NA
1	1	3A	3.4A	1.95A

Under overload conditions, the internal current-limit regulator limits the output current to selected I_{LIM} for OUT and fixed internal V_{CONN} current limit as shown in the Electrical Characteristics. When an overload condition is present, the device maintains a constant output current, with the output voltage determined by $(I_{OS} \times R_{LOAD})$. Two possible overload conditions can occur. The first overload condition occurs when either: 1) input voltage is first applied, enable is true, and a short circuit is present (load which draws $I_{OUT} > I_{OS}$), or 2) input voltage is present and the AP25810L is enabled into a short circuit. The output voltage is held near zero potential with respect to ground and the AP25810L ramps the output current to I_{OS} . The AP25810L limits the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle. This is demonstrated the Hot-Plug to Short waveform (Figure 14) in the application curve where the device was enabled into a short, and subsequently cycles current off and on as the thermal protection engages.

The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within time t_{IOS} (see Figure 1) when the specified overload (per Electrical Characteristics) is applied. The response speed and shape vary with the overload level, input circuit, and rate of application. The current-limit response varies between simply settling to I_{OS} or turn-off and controlled return to I_{OS} . Similar to the previous case, the AP25810L limits the current to I_{OS} until the overload condition is removed or the device begins to thermal cycle.

Feature Description (continued)

The AP25810L thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. This is due to the relatively large power dissipation $[(V_{IN} - V_{OUT}) \times I_{OS}]$ driving the junction temperature up. The device turns off when the junction temperature exceeds 135° C (min) while in current limit. The device remains off until the junction temperature cools 20° C and then restarts. The AP25810L current limit profile is shown in Figure 20.




Figure 20 Current limit profile

Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turn-on threshold. Built-in hysteresis prevents unwanted on/off cycling due to input voltage droop during turn on.

Device Power Pins (IN1, IN2, AUX, OUT, and GND)

The device has multiple input power pins; IN1, IN2 and AUX. IN1 is connected to OUT by the internal power FET and serves the supply for the Type-C charging current. IN2 is the supply for V_CONN and ties directly between the V_CONN power switch on its input and CC1 or CC2 on its output. AUX or auxiliary input supply provides power to the chip.

In the simplest implementation where multiple supplies are not available; IN1, IN2, and AUX can be tied together. However in mobile systems (battery powered) where system power savings is paramount, IN1 and IN2 can be powered by the high power DC-DC supply (>3A capability) while AUX can be connected to the low power supply that typically powers the system microcontroller when the system is in hibernate or sleep power state. A ceramic bypass capacitor close to the device from INx/AUX to GND is recommended to alleviate bus transients.

The recommended operating voltage range for IN1/IN2 is 4.5V to 5.5V while AUX can be operated from 2.9V to 5.5V. However IN1, the high power supply, can operate up to 5.5V. This higher input voltage affords a larger IR drop budget in systems where a long cable harness is used and results in high IR drops with 3A charging current while meeting the USB spec for V_BUS at connector $\geq 4.75V$.

Figure 21 illustrates the point. In this example IN1 is at 5V which restricts the IR drop budget from DC-DC to connector to 250mV.




Figure 21. Total IR Loss Budget

Feature Description (continued)

FAULT Response

The $\overline{\text{FAULT}}$ pin is an open drain output that asserts (active low) when device OUT current exceeds its programmed value and the over temperature threshold is crossed ($T_{\text{TH_OTS D1}}$). Refer to the Electrical Characteristics for overcurrent and temperature values. The $\overline{\text{FAULT}}$ signal remains asserted until the fault condition is removed and the device resumes normal operation. The AP25810L is designed to eliminate false overcurrent fault reporting by using an internal deglitch circuit.

Connect $\overline{\text{FAULT}}$ with a pull-up resistor to AUX. $\overline{\text{FAULT}}$ can be left open or tied to GND when not used.

Thermal Shutdown

The device has two internal overtemperature shutdown thresholds, $T_{\text{TH_OTS D1}}$ and $T_{\text{TH_OTS D2}}$, to protect the internal MOS from damage and overall safety of the system. $T_{\text{TH_OTS D2}} > T_{\text{TH_OTS D1}}$. $\overline{\text{FAULT}}$ is asserted low to signal a fault condition when device temperature exceeds $T_{\text{TH_OTS D1}}$ and the current limit switch is disabled. However, when $T_{\text{TH_OTS D2}}$ is exceeded, all open drain outputs are left open and the device is disabled such that minimal power/heat is dissipated. The device attempts to power-up when temperature decreases by 20°C.

REF

A 100k Ω (1% or better recommended) resistor is connected from this pin to REF_RTN. This pin sets the reference current required to bias the internal circuitry of the device. The overload current limit tolerance and CC currents depend upon the accuracy of this resistor, using a $\pm 1\%$ low temperature coefficient resistor, or better, yields the best current limit accuracy and overall device performance.

Audio Accessory Detection

The USB-C spec defines an audio adapter decode state which allows implementation of an analog USB-C to 3.5mm headset adapter. The AP25810L detects an audio accessory device when both CC1 and CC2 pins sees VRa voltage (when pulled to ground by Ra resistor). The device asserts the open drain AUDIO pin low to indicate the detection of such a device.

Table 4. Audio Accessory Detection

CC1	CC2	AUDIO	STATE
Ra	Ra	Asserted (pulled low)	Audio-adapter accessory connected

Platforms supporting the audio accessory function can be triggered by the $\overline{\text{AUDIO}}$ pin to enable accessory mode circuits to support the audio function. When the Ra pulldown is removed from the CC2 pin, $\overline{\text{AUDIO}}$ is deasserted or pulled high. The AP25810L device monitors the CC2 pin for audio device detach. When this function is not needed (for example in a data-less port), $\overline{\text{AUDIO}}$ can be tied to GND or left open.

Debug Accessory Detection

The Type-C spec supports an optional debug-accessory mode, used for debug only and not to be used for communicating with commercial products. When the AP25810L device detects VRd voltage on both CC1 and CC2 pins (when pulled to ground by an Rd resistor), it asserts $\overline{\text{DEBUG}}$ low. With $\overline{\text{DEBUG}}$ asserted, the system can enter debug mode for factory testing or a similar functional mode. $\overline{\text{DEBUG}}$ deasserts or pulls high when Rd is removed from CC1. The AP25810L device monitors the CC1 pin for debug-accessory detach.

If the debug-accessory mode is not used, tie $\overline{\text{DEBUG}}$ to GND or leave it open.

Table 5. Debug Accessory Detection

CC1	CC2	POL	STATE
Rd	Rd	Asserted (pulled low)	Debug accessory connected

Plug Polarity Detection

Reversible Type-C plug orientation is reported by the $\overline{\text{POL}}$ pin when a UFP is connected. However, when no UFP is attached $\overline{\text{POL}}$ remains deasserted, irrespective of cable plug orientation. Table 6 describes the $\overline{\text{POL}}$ state based on which of the device CC pins detects V_{Rd} from an attached UFP pulldown.

Table 6. Plug Polarity Detection

CC1	CC2	POL	STATE
Rd	Open	Hi-Z	UFP connected
Open	Rd	Asserted (pulled low)	UFP connected with reverse plug orientation

Feature Description (continued)

Figure 22 shows an example implementation which uses the POL terminal to control the SEL terminal on the PI3PCIE3212 device. The PI3PCIE3212 device provides switching on the differential channels between Port B and Port C to Port A, depending on cable orientation. For details on the PI3PCIE3212 device, please see the PI3PCIE3212 datasheet.




Figure 22. Example Implementation

Device Enable Control

The logic enable pin (EN) controls the power switch and device supply current. The supply current is reduced to less than 1 μA when a logic low is present on EN. The EN pin provides a convenient way to turn on or turn off the device while it is powered. The enable input threshold has built-in hysteresis. When this pin is pulled high, the device is turned on or enabled. When the device is disabled (EN pulled low) the internal FETs tied to IN1 and IN2 are disconnected, all open-drain outputs are left open (Hi-Z), and the monitor block for CC1 and CC2 is turned off. The EN terminal should not be left floating.

Feature Description (continued)

Load Detect

The load-detect function in the device is enabled when the device is set to broadcast high-current V_{BUS} charging (CHG = CHG_HI = High) on the CC pin. In this mode, the device monitors the OUT current to a UFP; if the current exceeds 1.95A (typ), the $\overline{LD_DET}$ pin asserts. Because $\overline{LD_DET}$ is an open-drain output, pull it high with 100k Ω to AUX when used; tie it to GND or leave it open when not used.

Power Wake

The power-wake feature supported in the AP25810L device offers the mobile-systems designer a way to save on system power when no UFP is attached to the Type-C port. See Figure 23. To enable power wake, the UFP pins from device No. 1 and No. 2 are tied together (each with its own 100k Ω pullup) to the enable pin of a 5V, 6A dc-dc buck converter. When no UFP is detected on both Type-C ports, the EN pin of the dc-dc converter is pulled high, thereby disabling it. Because both AP25810L devices are powered by an always-on 3.3V LDO, turning off the supply to IN1 and IN2 does not affect its operation in detach state. Anytime a UFP is detected on either port, the corresponding AP25810L UFP pin is pulled low, enabling the dc-dc converter to provide charging current to the attached UFP. Turning off the high-power dc-dc converter when ports are unattached saves on system power. This method can save a significant amount of power, because the AP25810L device only requires < 5 μ A when no UFP device is connected.




Figure 23 Power Wake

Table 7. Recommended Buck Converter

Part Number	Max Operating VIN [V]	VOUT [V]	Max IOU [A]	Package
AP62600	18	Adjustable, 5.0	6.0	QFN2030
AP63356/7	32	Adjustable, 5.0	3.5 (Note 12)	DFN3020
AP6435x	40	Adjustable, 5.0	3.5 (Note 12)	SO-8EP
AP6450x	40	Adjustable, 5.0	5.0	SO-8EP

Note: 12. 3.5A is for 3A single Type-C ports or dual ports with 1.5A capability each.

Table 8. Recommended LDO

Part Number	Max Operating VIN [V]	VOUT [V]	Max IOU [mA]	Package
AP2205-33	24	3.3	200	SOT25, SOT89
AP7370-33	18	3.3	300	SOT25, SOT89, DFN2020, SOT23
AP7380-33	24	3.3	150	SOT89, SOT25

Table 9. Recommended NAND Gate

Part Number	Max Operating VCC [V]	# of Gate	# of Inputs	Package
74AUP1G00	3.6	1	2	SOT353, DFN0808, DFN1010, DFN1409, DFN14140
74LVCE1G00	5.5	1	2	SOT25, SOT353, DFN1410

Feature Description (continued)

Port Power Management (PPM)

PPM is the intelligent and dynamic allocation of power made possible with the use of the $\overline{\text{LD_DET}}$ pin. PPM is for systems that have multiple charging ports but cannot power them all at their maximum charging current simultaneously.

Goals of PPM are:

- Enhanced user experience, because the user needs not to search for a high-current charging port.
- Lowered cost and size of the power supply needed for implementing high-current charging in a multiport system.

Implementing PPM in a System with Two Type-C Ports

Figure 24 shows PPM and power wake implemented in a system with two Type-C ports both initially set to broadcast high current charging (3A, CHG and CHG_HI pulled high via a 100k Ω to AUX). To enable PPM tie the $\overline{\text{LD_DET}}$ pin from AP25810L #1 to CHG_HI of AP25810L #2 and vice versa as shown in Figure 24. Each device independently monitors charging current drawn by its attached UFP.

IN1, IN2 are connected to a DC-DC power source; a 6-A synchronous step-down converter. AUX is powered by a low quiescent current 3.3-V LDO. With no UFP attached to either Type-C port, the AP25810L is powered by the LDO. This method saves a significant amount of power, considering that the AP25810L requires less than 2 μA when no USB device is connected.




Figure 24. PPM and Power Wake Implemented

PPM Operation

When no UFP is attached, or either of the two attached UFPs is drawing current less than the $\overline{\text{LD_DET}}$ threshold (1.95A typical), the $\overline{\text{LD_DET}}$ output for both devices is high (shown in blue in Figure 25). Now when a UFP is attached to device No. 1 that draws a charging current higher than the $\overline{\text{LD_DET}}$ threshold (1.95A), this causes $\overline{\text{LD_DET}}$ to assert or pull low (shown in red in Figure 25). Because the $\overline{\text{LD_DET}}$ pins of the No. 1 and No. 2 devices are connected to the CHG_HI pins of each other, a high-current detection on device No. 1 forces device No. 2 to broadcast 1.5A or medium charging-current capability on its CC pin. The Type-C specification requires a UFP to monitor the CC pins continuously and adjust its current consumption (within 60ms) to remain within the value advertised by the DFP.

Figure 26 shows the case when a UFP attached to device No. 1 reduces its charging current below the $\overline{\text{LD_DET}}$ threshold, which causes $\overline{\text{LD_DET}}$ to deassert, thereby toggling the device No. 2 CH_HI pin from low to high.

This scheme:

- Delivers a better user experience, as the user has no worry about the maximum charging current rating of the host ports. Both ports initially advertise high-current charging.
- Enables a smaller and lower-cost power supply, as the loading is controlled and never allowed to exceed 5A.

Feature Description (continued)




Figure 25. 3-A USB Device Connected




Figure 26. 1.5-A USB Device Connected

Device Functional Modes

The AP25810L device is a Type-C controller with integrated power switch that supports all Type-C functions in a downstream facing port. The device is also used to manage current advertisement and protection for a connected UFP and active cable. The device starts its operation by monitoring the AUX bus. When VAUX exceeds the undervoltage-lockout threshold, the device samples the EN pin. A high level on this pin enables the device, and normal operation begins. Having successfully completed its start-up sequence, the device now actively monitors its CC1 and CC2 pins for attachment to a UFP. When a UFP is detected on either the CC1 or CC2 pin, the internal MOSFET starts to turn on after the required debounce time is met. The internal MOSFET starts conducting and allows current to flow from IN1 to OUT. If Ra is detected on the other CC pin (not connected to the UFP), VCONN is applied to allow current to flow from IN2 to the CC pin connected to Ra. For a complete listing of various device operational modes, see Table 2.

Application Information

The AP25810L is a Type-C DFP controller that supports all Type-C DFP required functions. The AP25810L only applies power to V_{BUS} when it detects that a UFP is attached and removes power when it detects the UFP is detached. The device exposes its identity via its CC pin advertising its current capability based on CHG and CHG_HI pin settings. The AP25810L also limits its advertised current internally and provides robust protection to a fault on the system VBUS power rail.

After a connection is established by the AP25810L, the device is capable of providing V_{CONN} to power circuits in the cable plug on the CC pin that is not connected to the CC wire in the cable. V_{CONN} is internally current limited and has its own supply pin IN2. Apart from providing charging current to a UFP, the AP25810L also supports Audio and Debug accessory modes.

The following design procedure can be used to implement a full featured Type-C DFP.

Design Requirements

Input and Output Capacitance

Input and output capacitance improves the performance of the device. The actual capacitance should be optimized for the particular application. For all applications, a 0.1 μF or greater ceramic bypass capacitor between INx and GND is recommended as close to the device as possible for local noise decoupling.

All protection circuits, such as the AP25810L device, have the potential for input voltage overshoots and output voltage undershoots. Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power-bus inductance and input capacitance when the INx pin is high-impedance (before turn on). Theoretically, the peak voltage is 2 times the applied voltage. The second cause is due to the abrupt reduction of output short-circuit current when the AP25810L device turns off and energy stored in the input inductance drives the input voltage high. Input voltage droops may also occur with large load steps and as the AP25810L output is shorted. Applications with large input inductance (for instance, connecting the evaluation board to the bench power supply through long cables) may require large input capacitance to prevent the voltage overshoot from exceeding the absolute maximum voltage of the device.

The fast current-limit speed of the AP25810L device to hard output short circuits isolates the input bus from faults. However, ceramic input capacitance in the range of 1 μF to 22 μF adjacent to the AP25810L input aids in both response time and limiting the transient seen on the input power bus. Momentary input transients to 6.5V are permitted. Output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the AP25810L device has abruptly reduced the OUT current. Energy stored in the inductance drives the OUT voltage down, and potentially negative, as it discharges. An application with large output inductance (such as from a cable) benefits from the use of a high-value output capacitor to control voltage undershoot.

When implementing 5.0A USB-standard application, 120 μF minimum output capacitance is required. Typically, a 150 μF electrolytic capacitor is used, which is sufficient to control voltage undershoots. Because in Type-C applications, DFP is a cold socket when no UFP is attached, the output capacitance should be placed at the INx pin versus the OUT pin, as is done in USB-A ports. It is also recommended to put a 10 μF ceramic capacitor on the OUT pin for better voltage bypass.


Detailed Design Procedure

The AP25810L device supports up to three different input voltages, based on the application. In the simplest implementation, all input pins are tied to a single voltage source set to 5 V. However, it is recommended to set a slightly higher (100 mV to 200 mV) input voltage, when possible, to compensate for IR loss from the source to the Type-C connector.

Other design considerations are listed as follows:

- Place at least 120 μF of bypass capacitance close to the INx pins versus the OUT pin, as Type-C is a coldsocket connector.
- A 10 μF bypass capacitor is recommended to be placed near a Type-C receptacle VBUS pin to handle load transients.
- Depending on the maximum current-level advertisement supported by the Type-C port in the system, set the CHG and CHG_HI levels accordingly.
- EN, CHG, and CHG_HI pins can be tied directly to GND or VAUX without a pullup resistor.
 - CHG and CHG_HI can also be dynamically controlled by a microcontroller to change the current advertisement level to the UFP.
- When an open-drain output of the AP25810L device is not used, it can be left open or tied to GND.
- Use a 1% 100-k Ω resistor to connect between the REF and REF_RTN pins, placing it close to the device pin and isolated from switching noise on the board.

Ordering Information




Part Number	Package Code	Package	13" Tape and Reel	
			Quantity	Part Number Suffix
AP25810LDFZ20-13	DFZ	W-QFN3040-20	3000/Tape & Reel	-13

Marking Information

W-QFN3040-20

(Top View)




- XX : Identification Code
- Y : Year : 0~9
- W : Week : A~Z : 1~26 week;
a~z : 27~52 week; z represents 52 and 53 week
- X : Internal Code

Part Number	Package	Identification Code
AP25810LDFZ20-13	W-QFN3040-20	5B

Package Outline Dimensions (All dimensions in mm.)

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

W-QFN3040-20 (Type A1)




W-QFN3040-20 (Type A1)			
Dim	Min	Max	Typ
A	0.70	0.80	0.75
A1	0.00	0.05	0.02
A3	0.203 REF		
b	0.15	0.25	0.20
D	3.00 BSC		
D2	1.55	1.65	1.60
E	4.00 BSC		
E2	2.55	2.65	2.60
e	0.50 BSC		
k	0.20	--	--
L	0.35	0.45	0.40
All Dimensions in mm			

Suggested Pad Layout

Please see <http://www.diodes.com/package-outlines.html> for the latest version.

W-QFN3040-20 (Type A1)



Dimensions	Value (in mm)
C	0.500
X	0.250
X1	0.700
X2	1.600
X3	2.800
Y	0.700
Y1	0.250
Y2	2.600
Y3	3.800

IMPORTANT NOTICE

1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
9. This Notice may be periodically updated with the most recent version available at <https://www.diodes.com/about/company/terms-and-conditions/important-notice>

DIODES is a trademark of Diodes Incorporated in the United States and other countries.
The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries.
© 2022 Diodes Incorporated. All Rights Reserved.

www.diodes.com