

Automotive 3 A single channel LED driver with integrated DC-DC converter



Features



- AEC-Q100 grade 1 qualified
- Up to 3 A DC output current
- 4.5 V to 61 V operating input voltage
- $R_{DS(on)} = 250 \text{ m}\Omega \text{ typ.}$
- Adjustable f_{SW} (250 kHz 1.5 MHz)
- · Dimming function with dedicated pin
- Low I_O shutdown (10 μA typ. from VIN)
- Low I_Q operating (2.4 mA typ.)
- 3.2% output current accuracy
- Synchronization
- · Enable with dedicated pin
- · Adjustable soft-start time
- · Adjustable current limitation
- Low-dropout operation (12 μs max.)
- VBIAS improves efficiency at light load
- · Auto recovery thermal shutdown

Product status link

ALED6000

Device summary					
Order code ALED6000PH					
Package	HTSSOP16				

Applications

- Automotive exterior lighting
- Daytime running lights
- High, low beam and fog lights
- Position lights / blinkers

Description

The ALED6000 is a step down monolithic switching regulator designed to source up to 3 A DC current for high power LED driving. The wide input voltage range makes the ALED6000 the ideal choice for automotive systems. The 250 mV typical RSENSE voltage drop enhances the efficiency performance. Digital dimming is implemented by driving the dedicated DIM pin.

The adjustable current limitation, designed to select the inductor RMS current accordingly with the nominal output LEDs current, and the switching frequency adjustability make the size of the application compact. Pulse-by-pulse current sensing, improved by digital frequency scaling, implements an effective constant current protection over the different application conditions. The embedded switch-over feature on the VBIAS pin maximizes the efficiency. Multiple devices can be synchronized sharing the SYNCH pin to prevent beating noise in low noise applications and the input current RMS value to be reduced.



1 Application schematic

DIM VIN × SYNCH DIM 0-VIN VBIAS _ CBOOT VIN воот ALED6000 VCC L VLED+ ΕN LX CIN SS COUT FΒ × FSW CF RF RU CVCC CSS X ILIM GND TP COMP VLED-D RSNS **GND** GND

Figure 1. Application schematic

DS13018 - Rev 4 page 2/45



2 Block diagram

vcc **VBIAS** VIN 🕁 воот BOOT CHARGE EN. ISNS CURRENT SENSING REF and BIAS 0.25V VRAMP HS DRIVER PWM FB. Logic TEMP MONITOR and control ф о∪т SOFT START LS DRIVER Iss SS DIMMING DIM 📋 GND OSCILLATOR & RAMP MASTER SLAVE ILIM FUNCTION

SYNCH

ILIM

FSW

COMP

Figure 2. Block diagram


DS13018 - Rev 4 page 3/45



3 Pin settings

3.1 Pin connection

Figure 3. Pin connection (top view)



3.2 Pin description

Table 1. Pin description

#	Pin	Description
1	VBIAS	Auxiliary input that can be used to supply part of the analog circuitry to increase the efficiency at light load. Connect to GND if not used or bypass with a 1 µF ceramic capacitor if supplied by an auxiliary rail
2	VIN	DC input voltage
3	VIN	DC input voltage
4	VCC	Filtered DC input voltage to the internal circuitry. Bypass to the signal GND by a 1 µF ceramic capacitor
5	EN	Active high enable pin. Connect to VCC pin if not used
6	SS	An internal current generator (5 µA typ.) charges the external capacitor to implement the soft-start
7	SYNCH	Master / slave synchronization
8	COMP	Output of the error amplifier. The designed compensation network is connected on this pin
9	FB	Inverting input of the error amplifier
10	FSW	A pull-down resistor to GND selects the switching frequency

DS13018 - Rev 4 page 4/45



#	Pin	Description	
11	ILIM	A pull-down resistor to GND selects the peak current limitation	
12	DIM	A PWM signal in this input pin implements the LED PWM current dimming. It is pulled-down by internal 2 μA current	
13	LX	Switching node	
14	LX	Switching node	
15	воот	Connect an external capacitor (100 nF typ.) between BOOT and LX pins. The gate charge required to drive the internal n-DMOS is recovered by an internal regulator during the off-time	
16	GND	Signal GND	
	E.P.	Exposed pad must be connected to GND plane	

3.3 Maximum ratings

Stressing the device above the rating listed in may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 2. Absolute maximum ratings

Symbol	Description	Min.	Max.	Unit
VIN		-0.3	61	V
VCC		-0.3	61	V
DOOT	V _{BOOT} - GND	-0.3	65	V
BOOT	V _{BOOT} – V _{LX}	-0.3	4	V
VBIAS		-0.3	VCC	V
EN		-0.3	VCC	V
DIM		-0.3	VCC	V
LX		-0.3	VIN+0.3	V
SYNCH		-0.3	5.5	V
SS		-0.3	3.6	V
FSW		-0.3	3.6	V
COMP		-0.3	3.6	V
ILIM		-0.3	3.6	V
FB		-0.3	3.6	V
TJ	Operating temperature range	-40	150	°C
T _{STG}	Storage temperature range	-65	150	°C
T _{LEAD}	Lead Temperature (soldering 10 s)		260	°C
I _{HS}	High-side RMS current		3	Α

DS13018 - Rev 4 page 5/45



3.4 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
D.,	Thermal resistance junction-ambient		°C/W
R _{thJA}	(device soldered on the STMicroelectronics demonstration board)	40	C/VV

3.5 ESD protection

Table 4. ESD protection

Symbol	Test conditions	Value	Unit
	НВМ	±2	kV
ESD	CDM corner pins	±750	V
	CDM other pins	±500	v

DS13018 - Rev 4 page 6/45



4 Electrical characteristics

 T_J = -40 to +125 °C, V_{IN} = V_{CC} = 24 V and $V_{DIM}\!\!=\!\!V_{EN}$ =3 V unless otherwise specified.

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{IN}	Operating input voltage range		4.5		61	V
Б		I _{LX} =0.5 A; T _J = 25 °C		0.25	0.32	Ω
R _{DSON} HS	High-side RDSON	I _{LX} =0.5 A		0.25	0.46	Ω
	Outliebie e francisco	FSW pin floating; T _J = 25 °C	233	250	267	kHz
f _{SW}	Switching frequency	FSW pin floating	225	250	275	kHz
	Selected switching frequency	R _{FSW} =10 kΩ	1350	1500	1650	kHz
I	Peak current limit	ILIM pin floating; V _{FB} = 0 V	(1) 3.4	4.1	5.0	Α
I _{PK}	Selected peak current limit	R_{ILIM} =100 k Ω ; V_{FB} = 0 V	(1) 0.69	0.84	1.00	Α
I	Dulas akinaina naak sumant	ILIM pin floating	(1)	0.40		Α
I _{SKIP}	Pulse skipping peak current	R _{ILIM} =100 kΩ	(1)	0.15		Α
T _{ONMIN}	Minimum on-time			120	150	ns
T _{ONMAX}	Maximum on-time	Refer to Functional description section for $$T_{\mbox{\scriptsize ONMAX}}$$ details.		12		μs
T _{OFFMIN}	Minimum off-time		(2)	360		ns
		VCC / VBIAS				
V _{CCH}	VCC UVLO rising threshold		3.85	4.10	4.30	V
V _{CCHYST}	VCC UVLO hysteresis		150	250	380	mV
	VBIAS threshold	Switch internal supply from VIN to VBIAS	2.84	2.90	3.03	V
	VBIAS tillestiold	Hysteresis		80		mV
SWO	VCC -VBIAS threshold	Switch internal supply from VCC to VBIAS. VIN=VCC=24 V, VBIAS falling from 24 V to GND	3.35	4.05	4.90	V
		Hysteresis		900		mV
'		Power consumption				
la	Chutdown ourrent from VINI	V _{EN} = GND; T _J =25 °C		11	16	μΑ
ISHTDWN	Shutdown current from VIN	V _{EN} = GND		23	48	μA
I _{QUIESC}	Quiescent current from VIN and VCC	LX floating, V _{FB} =1 V, VBIAS=GND, FSW floating		2.5	3.0	mA
I _{QOPVIN}	Quiescent current from VIN and VCC	LX floating, V _{FB} =1 V, VBIAS=3.3 V, FSW floating		1.0	1.3	mA
IQOPVBIAS	Quiescent current from VBIAS	libating		1.6	2.2	mA
		Enable				
V _{ENL}	Device OFF level		0.06		0.30	V
V _{ENH}	Device ON level		0.35		0.90	V

DS13018 - Rev 4 page 7/45



Symbol	Parameter	Test conditions		Min.	Тур.	Max.	Unit
T _{SSSETUP}	Soft-start set-up time	Delay from UVLO rising to switching activity	(2)		640		μs
I _{SSCH}	C _{SS} charging current	V _{SS} =GND		4.3	5.0	5.7	μA
		Error amplifier					
V_{FB}	Voltage feedback	T _J = 25 °C		0.242	0.250	0.258	V
V FB	voltage reeuback			0.240	0.250	0.260	V
V _{COMPH}		V _{FB} = GND; VSS =3.2 V		3.00	3.35	3.65	V
V _{COMPL}		V _{FB} = 3.6 V; VSS = 3.2 V				0.1	V
I _{FB}	FB biasing current	V _{FB} = 3.6 V			5	50	nA
Iosource		V_{FB} = GND; SS pin floating; V_{COMP} = 2 V	(2)		3.1		mA
I _{OSINK}	Output stage sinking capability	Unity gain buffer configuration (FB connected to COMP). COMP voltage variation due to I _{OSINK} injection lower than $\pm 0.1 \cdot \text{VFB}$	(2)		5.0		mA
A _{V0}	Error amplifier gain		(2)		100		dB
GBWP		Unity gain buffer configuration (FB connected to COMP). No load on COMP pin	(2)		23		MH:
	Synchroniz	ration (fan out: 5 slave devices max.)					
f _{SYN MIN}	Synchronization frequency	Pin FSW pin floating		280			kHz
V _{SYNOUT}	Master output amplitude	I _{LOAD} = 4 mA		2.45			V
*SYNOUT	Master output amplitude	I _{LOAD} = 0 A; pin SYNCH floating				4.0	V
V _{SYNOW}	Output pulse width	I _{LOAD} = 0 A; pin SYNCH floating		150	225	275	ns
V _{SYNIH}	SYNCH slave input threshold			2.0			V
V _{SYNIL}	31NOIT stave input tilleshold					1.0	"
I _{SYN}	Slave SYNCH pull-down current	V _{SYNCH} = 5 V		400	650	900	μA
V _{SYNIW}	Input pulse width			150			ns
		Dimming					
V_{DIMH}	DIM rising threshold				1.23	1.70	V
V_{DIML}	DIM falling threshold			0.75	1.00		V
V_{DIMPD}	DIM pull-down current	V _{DIM} = 2 V		0.5	1.5	2.5	μA
T _{DIMTO}	Dimming timeout		(2)		42		ms
		Thermal shutdown					
T _{SHDWN}	Thermal shutdown temperature		(2)		170		°C
T _{HYS}	Thermal shutdown hysteresis		(2)		15		°C

^{1.} Parameters tested in static condition during testing phase. The parameter value may change over dynamic application conditions.

DS13018 - Rev 4 page 8/45

^{2.} Not tested in production.



5 Functional description

The ALED6000 is based on a voltage mode, constant frequency control loop. The LED current, monitored through the voltage drop on the external current sensing resistor, RSNS, is compared to an internal reference (0.25 V) providing an error signal on the COMP pin. The COMP voltage level is then compared to a fixed frequency saw-tooth ramp, which finally controls the on- and off-time of the power switch.

The main internal blocks are shown in the block diagram in Figure 2. Block diagram and can be summarized as follows:

- The fully integrated oscillator that provides the sawtooth ramp to modulate the duty cycle and the synchronization signal. Its switching frequency can be adjusted by an external resistor. The input voltage feed-forward is implemented
- The soft-start circuitry to limit inrush current during the start-up phase
- The voltage mode error amplifier
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switch
- The high-side driver for embedded N-channel power MOSFET switch and bootstrap circuitry. A dedicated high-resistance low-side MOSFET, for anti-boot discharge management purposes, is also present
- The peak current limit sensing block, with programmable threshold, to handle overload including a thermal shutdown block, to prevent thermal runaway
- The bias circuitry, which includes a voltage regulator and internal reference, to supply the internal circuitry
 and provide a fixed internal reference and manages the current dimming feature. The switchover function
 from VCC to VBIAS can be implemented for higher efficiency. This block also implements a voltage monitor
 circuitry (UVLO) that checks the input and internal voltages

5.1 Oscillator and synchronization

Figure 4. Oscillator and synchronization shows the block diagram of the oscillator circuit. The internal oscillator provides a constant frequency clock, whose frequency depends on the resistor externally connected between the FSW pin and ground.

Clock
Generator

Synchronization

Ramp
Generator

Sawtooth

Figure 4. Oscillator and synchronization

If the FSW pin is left floating, the programmed frequency is 250 kHz (typ.); if FSW pin is connected to an external resistor the programmed switching frequency can be increased up to 1.5 MHz, as shown in Figure 5. Switching frequency programmability . The required R_{FSW} value (expressed in $k\Omega$) is estimated by the equation below :

$$F_{SW} = 250kHz + \frac{12500}{R_{FSW}} \tag{1}$$

DS13018 - Rev 4 page 9/45






Figure 5. Switching frequency programmability

To improve the line transient performance, keeping the PWM gain constant versus the input voltage, the input voltage feed-forward is implemented by changing the slope of the saw-tooth ramp, according to the input voltage change (Figure 6. Feed-forward a).

The slope of the sawtooth also changes if the oscillator frequency is programmed by the external resistor. In this way a frequency feed-forward is implemented (Figure 6. Feed-forwardb) in order to keep the PWM modulator gain constant versus the switching frequency.

On the SYNCH pin the synchronization signal is generated. This signal has a phase shift of 180° with respect to the clock. This delay is useful when two devices are synchronized connecting the SYNCH pins together. When SYNCH pins are connected, the device with a higher oscillator frequency works as master, so the slave device switches at the frequency of the master but with a delay of half a period. This helps reducing the RMS current flowing through the input capacitor. Up to five ALED6000s can be connected to the same SYNCH pin; however, the clock phase-shift from master switching frequency to slave input clock is 180°.

The ALED6000 device can be synchronized to work at a higher frequency, in the range 250 kHz-1500 kHz, providing an external clock signal on SYNCH pin. The synchronization changes the saw-tooth amplitude, also affecting the PWM gain (Figure 6. Feed-forwardc). This change must be taken into account when the loop stability is studied. In order to minimize the change of PWM gain, the free-running frequency should be set (with a resistor on the FSW pin) only slightly lower than the external clock frequency.

This pre-adjusting of the slave IC switching frequency keeps the truncation of the ramp saw-tooth negligible. In case two or more (up to five) ALED6000 SYNCH pins are tied together, the ALED6000 IC with higher programmed switching frequency is typically the master device; however, the SYNCH circuit is also able to synchronize with a slightly lower external frequency, so the frequency pre-adjustment with the same resistor on the FSW pin, as suggested above, is required for a proper operation.

The SYNCH signal is provided as soon as EN is asserted high; however, if DIM is kept low for more than T_{DIMTO} timeout, the SYNCH signal is no more available until DIM re-assertion high.


DS13018 - Rev 4 page 10/45




VIN ⇒a*VIN Ton/a

Ton a*Vs Vcomp Ramp slope = a*Vs/TRamp slope = Vs/T a) Voltage feed forward

Figure 6. Feed-forward





5.2 **Soft-start**


The soft-start is essential to assure a correct and safe start-up of the step-down converter. It avoids inrush current surge and makes the output voltage increase monotonically.

The soft-start is performed as soon as EN and DIM pin are asserted high; when this occurs, an external capacitor, connected between SS pin and ground, is charged by a constant current (5 µA typ.). The SS voltage is used as reference of the switching regulator and the output voltage of the converter tracks the ramp of the SS voltage. When the SS pin voltage reaches 0.25 V level, the error amplifier switches to the internal 0.25 V reference to regulate the output voltage.

DS13018 - Rev 4 page 11/45



Figure 7. Soft-start



During the soft-start period the current limit is set to the nominal value.

The dV_{SS}/dt slope is programmed in agreement with the following equation:

$$C_{SS} = \frac{I_{SS} \cdot T_{SS}}{V_{REF}} = \frac{5\mu A \cdot T_{SS}}{0.25V} \tag{2}$$

Before starting the C_{SS} capacitor charge, the soft-start circuitry turns on the discharge switch shown in Figure 7. Soft-start for $T_{SSDISCH}$ minimum time, in order to completely discharge the C_{SS} capacitor.

As a consequence, the maximum value for the soft-start capacitor, which assures an almost complete discharge in case of EN signal toggle, is provided by:

$$C_{SS_MAX} \le \frac{T_{SSDISCH}}{5 \cdot R_{SSDISCH}} \cong 270nF \tag{3}$$

given T_{SSDISCH}=530 μ s and R_{SSDISCH}=380 Ω typical values.

The enable feature allows the device to be put in standby mode. With the EN pin lower than V_{ENL} the device is disabled and the power consumption is reduced to less than 10 μ A (typ.). If the EN pin is higher than V_{ENH} , the device is enabled. If the EN pin is left floating, an internal pull-down current ensures that the voltage at the pin reaches the inhibit threshold and the device is disabled. The pin is also VCC compatible.

5.3 Digital dimming

The switching activity is inhibited as long as DIM pin is kept below V_{DIML} threshold.

When DIM is asserted low, the HS MOS is turned off as soon as the minimum on-time is expired and the COMP pin is parked close to the maximum ramp peak value, in order to limit the input inrush current when the IC restart the switching activity. The internal oscillator and, consequently, the IC quiescent current are reduced only if DIM is kept low for more than T_{DIMTO} timeout.

When DIM is forced above the V_{DIMH} threshold after T_{DIMTO} has elapsed, a new soft-start sequence is performed.

The inductor current dynamic performance, when dimming input goes high, depends on the

designed system response. The best dimming performance is obtained by maximizing the bandwidth and phase margin, when possible.

As a general rule, the output capacitor minimization improves dimming performance in terms of shorter LEDs current rising time and reduced inductor peak current .

An oversized output capacitor value requires extra current for fast charge so generating an inductor current overshoot and oscillations.

DS13018 - Rev 4 page 12/45



Refer also to Section 6.2 Output capacitor and inductor selection for output capacitor design hints. The dimming performance depends on the current pulse shape specification of the final application.




Figure 8. Dimming operation

The ideal current pulse has rectangular shape; however, in any case it degenerates into a trapezoid or, at worst, into a triangle, depending on the ratio ($t_{RISE} + t_{FALL}$)/ T_{LED} .




Figure 9. Dimming operation (rising edge) – VIN=44 V, 12 LED

DS13018 - Rev 4 page 13/45




Figure 10. Dimming operation (falling edge) – VIN=44 V, 12 LED

In Figure 11. Dimming operation – short DIM pulse a very short DIM pulse is shown, measured in the standard demoboard, V_{IN} =44 V, 12 LEDs. The programmed LED current, 1 A, is reached at the end of the DIM pulse (35 μ s).




Figure 11. Dimming operation – short DIM pulse

DS13018 - Rev 4 page 14/45



The above consideration is crucial when short DIM pulses are expected in the final application. Once the external power components and the compensation network are selected, a direct measurement to determine t_{RISE} and t_{FALL} is necessary to certify the achieved dimming performance.

When DIM is forced above the V_{DIMH} threshold after T_{DIMTO} has elapsed, a new soft-start sequence is performed.

5.4 Error amplifier and light-load management

The error amplifier (E/A) provides the error signal to be compared with the sawtooth to perform the pulse width modulation. Its non inverting input is internally connected to a 0.25V voltage reference and its inverting input (FB) and output (COMP) are externally available for feedback and frequency compensation. In this device the error amplifier is a voltage mode operational amplifier, therefore, with high DC gain and low output impedance.

The uncompensated error amplifier characteristics are summarized in Table 6. Error amplifier characteristics.

Parameters	Value
Low frequency gain (A ₀)	100 dB
GBWP	23 MHz
Output voltage swing	0 to 3.5V
Source/sink current capability	3.1 mA / 5 mA

Table 6. Error amplifier characteristics

In continuous conduction working mode (CCM), the transfer function of the power section has two poles due to the LC filter and one zero due to the ESR of the output capacitor. Different kinds of compensation networks can be used depending on the ESR value of the output capacitor.

If the zero introduced by the output capacitor helps to compensate the double pole of the LC filter, a type II compensation network can be used. Otherwise, a type III compensation network must be used (see Section 6.3 Compensation strategy for details on the compensation network design).

In case of light load (i.e. if the output current is lower than the half of the inductor current ripple) the ALED6000 enters pulse-skipping working mode. The HS MOS is kept off if the COMP level is below 200 mV (typ.); when this bottom level is reached the integrated switch is turned on until the inductor current reaches I_{SKIP} value. So, in discontinuous conduction working mode (DCM), the HS MOS on-time is only related to the time necessary to charge the inductor up to I_{SKIP} level.

 I_{SKIP} threshold is reduced with increasing R_{ILIM} resistor value, as shown also in Table 5. Electrical characteristics and plotted in Figure 12. ISKIP typical current and RILIM value, so allowing the ALED6000 to work in continuous conduction mode also in case lower current LEDs is selected.

DS13018 - Rev 4 page 15/45






Figure 12. ISKIP typical current and RILIM value

However, due to current sensing comparator delay, the actual inductor charge current is slightly impacted by V_{IN} and selected inductor value.

In order to let the bootstrap capacitor recharge, in case of extremely light load the ALED6000 is able to pull-down the LX net through an integrated small LS MOS. In this way the bootstrap recharge current can flow from V_{IN} through C_{BOOT} , LX and the LS MOS.

This mechanism is activated if the HS MOS has been kept turned-off for more than 3 ms (typ.).

5.5 Low VIN operation

In normal operation (i.e. VOUT programmed lower than input voltage) when the HS MOS is turned off, a minimum off-time (T_{OFFMIN}) interval is performed.

In case the input voltage falls close or below the programmed output voltage (low-dropout, LDO) the ALED6000 control loop is able to increase the duty cycle up to 100%. However, in order to keep the boot capacitor properly recharged, a maximum HS MOS on-time is limited (T_{ONMAX}). When this limit is reached the HS MOS is turned off and an integrated switch working as pull-down resistor between LX and GND is turned on, until one of the following conditions is met:

- A negative current limit (300 mA typ.) is reached
- timeout (1 µs typ.) is reached

So doing the ALED6000 device is able to work in low-dropout operation, due to the advanced boot capacitor management, and the effective maximum duty cycle is about 12 μ s / 13 μ s = 92%.

5.6 Overcurrent protection

The ALED6000 implements overcurrent protection by sensing the current flowing through the power MOSFET. Due to the noise created by the switching activity of the power MOSFET, the current sensing circuitry is disabled during the initial phase of the conduction time. This avoids an erroneous detection of a fault condition. This interval is generally known as "masking time" or "blanking time". The masking time is about 120 ns.

If the overcurrent limit is reached, the power MOSFET is turned off implementing pulse-by-pulse overcurrent protection. In the overcurrent condition, the device can skip turn-on pulses in order to keep the output current constant and equal to the current limit. If, at the end of the "masking time", the current is higher than the overcurrent threshold, the power MOSFET is turned off and one pulse is skipped. If, at the following switching on, when the "masking time" ends, the current is still higher than the overcurrent threshold, the device skips two pulses. This mechanism is repeated and the device can skip up to seven pulses (refer to Figure 13. OCP and frequency scaling).

DS13018 - Rev 4 page 16/45



If at the end of the "masking time" the current is lower than the overcurrent threshold, the number of skipped cycles is decreased by one unit.

As a consequence, the overcurrent protection acts by turning off the power MOSFET and reducing the switching frequency down to one eighth of the default switching frequency, in order to keep constant the output current close to the current limit.




Figure 13. OCP and frequency scaling

This kind of overcurrent protection is effective if the inductor can be completely discharged during HS MOS turn-off time, in order to avoid the inductor current to run away. In case of output short-circuit the maximum switching frequency can be computed by the following equation:

$$F_{SW,MAX} \leq \frac{8 \cdot \left(V_F + R_{DCR} \cdot I_{LIM}\right)}{V_{IN} - \left(R_{ON} + R_{DCR}\right) \cdot I_{LIM}} \cdot \frac{1}{T_{ON,MIN}} \tag{4}$$

Assuming V_F = 0.6 V the free-wheeling diode direct voltage, R_{DCR} = 30 m Ω the inductor parasitic resistance, I_{LIM} = I_{PK} = 4 A the peak current limit, R_{ON} = 0.25 Ω the HS MOS resistance and $T_{ON,MIN}$ = 120 ns the minimum HS MOS on duration, the maximum F_{SW} frequency which avoids the inductor current run away in case of output short-circuit and VIN = 61 V is 801 kHz.

If the programmed switching frequency is higher than the above computed limit, an estimation of the inductor current in case of output short-circuit fault is provided by the equation below:

$$I_{LIM} = \frac{F_{SW} \cdot T_{ON} \cdot V_{IN} - 8 \cdot V_F}{8 \cdot R_{DCR} + F_{SW} \cdot T_{ON,MIN}(R_{ON} + R_{DCR})}$$
(5)

The peak current limit threshold (I_{LIM}) can be programmed in the range 0.85 A-4.0 A by selecting the proper R_{ILIM} resistor, as suggested below:

$$R_{ILIM} = 20k\Omega \cdot \frac{I_{PK}}{I_{LIM}} \tag{6}$$

 I_{PK} is the default ALED6000 current limit in case of R_{ILIM} not mounted, as shown in Table 5. Electrical characteristics .

DS13018 - Rev 4 page 17/45






Figure 14. Current limit and programming resistor

5.7 Overtemperature protection

It is recommended that the device never exceeds the maximum allowable junction temperature. This temperature increase is mainly caused by the total power dissipated by the integrated power MOSFET.

To avoid any damage to the device when reaching high temperature, the ALED6000 implements a thermal shutdown feature: when the junction temperature reaches 170 °C (typ.) the device turns off the power MOSFET and shuts down.

When the junction temperature drops to 155 °C (typ.), the device restarts with a new soft-start sequence.

DS13018 - Rev 4 page 18/45



6 Application information

6.1 Input capacitor selection

The input capacitor must be rated for the maximum input operating voltage and the maximum RMS input current. Since the step-down converters input current is a sequence of pulses from 0 A to I_{OUT}, the input capacitor must absorb the equivalent RMS current which can be up to the load current divided by two (worst case, with duty cycle of 50%). For this reason, the quality of these capacitors must be very high to minimize the power dissipation generated by the internal ESR, thereby improving system reliability and efficiency.

The RMS input current (flowing through the input capacitor) in step-down conversion is roughly estimated by:

$$I_{CIN,RMS} \cong I_{OUT} \cdot \sqrt{D \cdot (1-D)}$$
 (7)

Actual DC/DC conversion duty cycle, D=V_{OUT}/V_{IN}, is influenced by a few parameters:

$$\begin{split} D_{MAX} &= \frac{V_{OUT} + V_F}{V_{IN,MIN} - V_{SW,MAX}} \\ D_{MIN} &= \frac{V_{OUT} + V_F}{V_{IN,MAX} - V_{SW,MIN}} \end{split} \tag{8}$$

where V_F is the freewheeling diode forward voltage and V_{SW} the voltage drop across the internal high-side MOSFET. Considering the range D_{MIN} to D_{MAX} it is possible to determine the maximum $I_{CIN,RMS}$ flowing through the input capacitor.

The input capacitor value must be dimensioned to safely handle the input RMS current and to limit the VIN and VCC ramp-up slew-rate to $0.5 \text{ V/}\mu\text{s}$ maximum, in order to avoid the device active ESD protections turn-on.

Different capacitors can be considered:

Electrolytic capacitors

These are the most commonly used due to their low cost and wide range of operative voltage. The only drawback is that, considering ripple current rating requirements, they are physically larger than other capacitors.

Ceramic capacitors

If available for the required value and voltage rating, these capacitors usually have a higher RMS current rating for a given physical dimension (due to the very low ESR).

The drawback is their high cost.

· Tantalum capacitor

Small, good quality tantalum capacitors with very low ESR are becoming more available. However, they can occasionally burn if subjected to very high current, for example when they are connected to the power supply.

The amount of the input voltage ripple can be roughly overestimated by the following equation:.

$$V_{IN,PP} = \frac{D \cdot (1-D) \cdot I_{OUT}}{C_{IN} \cdot F_{SW}} + R_{ES,IN} \cdot I_{OUT}$$
(9)

In case of MLCC ceramic input capacitors, the equivalent series resistance (R_{ES,IN}) is negligible.

In addition to the above considerations, a ceramic capacitor with an appropriate voltage rating and with a value 1 µF or higher should always be placed across VIN and power ground and across VCC and the IC GND pins, as close as possible to the ALED6000 device. This solution is necessary for spike filtering purposes.

6.2 Output capacitor and inductor selection

The output capacitor is very important in order to satisfy the output voltage ripple requirement. Using a small inductor value is useful to reduce the size of the choke but increases the current ripple. So, to reduce the output voltage ripple, a low ESR capacitor is required.


DS13018 - Rev 4 page 19/45



The current in the output capacitor has a triangular waveform, which generates a voltage ripple across it. This ripple is due to the capacitive component (charge and discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor must be selected in order to have a voltage ripple compliant with the application requirements.

The allowed LED current ripple ($\Delta I_{LED,PP}$) is typically 2% to 5% of the LED DC current.

Figure 15. LED small signal model



Based on the small signal model typically adopted for LEDs (as shown in Figure 15. LED small signal model), the amount of the inductor current ripple which flows through the LEDs can be estimated by the following equation:

$$\Delta I_{LED}(s) = \Delta I_L(s) \cdot \frac{1 + sC_0 R_{ES}}{1 + sC_0 \cdot (R_{ES} + R_{SNS} + N \cdot R_d)}$$

$$\tag{10}$$

The typical LED dynamic resistance, for high-current LEDs, is about 0.9 Ω to 1 Ω .

The output capacitor, C_O , is typically an MLCC ceramic capacitor in the range of 1 μ F and with equivalent series resistance lower than 10 $m\Omega$, as a consequence the zero due to the time constant $C_O^*R_{ES}$ is in the range of 10 MHz or above.

Starting from Eq. (10) it is possible to roughly estimate the required C_O value:

$$C_0 \ge \frac{8}{\pi^2} \cdot \Delta I_{L,PP} \cdot \frac{1}{2\pi \cdot f_{SW} \cdot \left(R_{SNS} + N \cdot R_d\right) \cdot \Delta I_{LED,PP}} \tag{11}$$

In the above equation it has been assumed that the total inductor current ripple is well-approximated by the first Fourier harmonic, $8/\pi^{2*}\Delta I_{L.PP}$, due to the inductor current triangular shape.

The inductance value fixes the current ripple flowing through the output capacitor and LEDs. So the minimum inductance value, in order to have the expected current ripple, must be selected.

The rule to fix the current ripple value is to have a ripple at 40%-60% of the programmed LEDs current. In the continuous conduction mode (CCM), the required inductance value can be calculated by the following equation:

$$L = \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{\Delta I_L \cdot F_{SW}} \tag{12}$$

In order to guarantee a maximum current ripple in every condition, Eq. (12) must be evaluated in case of maximum input voltage, assuming V_{OUT} fixed.

Increasing the value of the inductance helps to reduce the current ripple but, at the same time, strongly impacts the converter response time in case of high-frequency dimming requirements. On the other hand, with lower inductance value the regulator response time is improved but the power conversion efficiency is impacted and the output capacitor must be increased to limit the current ripple flowing through the LEDs.

As usual, the L-C_O choice is a trade-off among multiple design parameters.

DS13018 - Rev 4 page 20/45



6.3 Compensation strategy

The compensation network must assure stability and good dynamic performance. The loop of the ALED6000 is based on the voltage mode control. The error amplifier is an operational amplifier with high bandwidth. So, by selecting the compensation network the E/A is considered as ideal, that is, its bandwidth is much larger than the system one.

V IN

Internal switch

Power section

VREF

PWM

VS

Compensation network

Figure 16. Switching regulator control loop simplified model

The transfer function of the PWM modulator, from the error amplifier output (COMP pin) to the LX pin results in an almost constant gain, due to the voltage feed-forward which generates a sawtooth with amplitude V_S directly proportional to the input voltage:

$$G_{PWO} = \frac{1}{V_S} = \frac{1}{K_{FF} \cdot V_{IN}} \tag{13}$$

The synchronization of the device with an external clock provided through the SYNCH pin can modify the PWM modulator gain (see Section 5.1 Oscillator and synchronization to understand how this gain changes and how to keep it constant in spite of the external synchronization).

The transfer function of the power section (i.e. the voltage across R_{SNS} resulting as a variation of the duty cycle) is:

$$G_{LC}(s) = \frac{V_{SNS}(s)}{d(s)} = \frac{R_{SNS} \cdot V_{IN}}{R_{SNS} + s \cdot L + R_{DC} + N \cdot R_d / / \frac{1 + s \cdot C_0 \cdot R_{ES}}{s \cdot C_0}}$$
(14)

given L, R_{DC} , C_{O} , R_{ES} , R_{SNS} and R_{d} the parameters shown in Figure 16. Switching regulator control loop simplified model .

The power section transfer function can be rewritten as follows:

$$G_{LC}(s) = G_{LC0} \cdot \frac{1 + \frac{s}{2\pi \cdot f_Z}}{1 + \frac{s}{2\pi \cdot Q \cdot f_{LC}} + \left(\frac{s}{2\pi \cdot f_{LC}}\right)^2}; G_{LC0} \cong \frac{R_{SNS} \cdot V_{IN}}{R_{SNS} + N \cdot R_d}$$
(15)

DS13018 - Rev 4 page 21/45



$$f_Z = \frac{1}{2\pi \cdot C_0 \cdot (R_{ES} + N \cdot R_d)}; f_{LC} \cong \frac{1}{2\pi \sqrt{LC_0} \sqrt{\frac{N \cdot R_d}{N \cdot R_d + R_{SNS}}}}$$
(16)

$$Q \cong \frac{\sqrt{LC_0} \cdot \sqrt{R_{SNS} + N \cdot R_d} \cdot \sqrt{N \cdot R_d}}{L + C_0 \cdot R_{SNS} \cdot N \cdot R_d}$$
(17)


with the assumption that the inductor parasitic resistance, R_{DC} , and the output capacitor parasitic resistance, R_{ES} , are negligible compared to LED dynamic resistance, R_d .

The closed loop gain is then given by:

$$G_{LOOP}(s) = G_{LC}(s) \cdot G_{PWO}(s) \cdot G_{COMP}(s)$$
(18)

As shown in Eq. (16), f_z depends on the output capacitor parasitic resistance and on the LEDs dynamic resistance. Following the considerations summarized in Section 6.2 Output capacitor and inductor selection, in the typical application the programmed control loop bandwidth (BW) might be higher than f_z , so this zero helps stabilize the loop. If this assumption is verified, a type II compensation network is required for loop stabilization. In Figure 17. Type II compensation network the type II compensation network is shown.

Figure 17. Type II compensation network



The type II compensation network transfer function, from V_{SNS} to COMP, is computed in Eq. (19) .

$$G_{COMPII}(s) = -\frac{Z_F(s)}{R_U} = -\frac{1}{R_U} \cdot \frac{1 + sC_F R_F}{s \cdot (C_F + C_P) \cdot (1 + sC_F / / C_P R_F)} = -1$$

$$\cdot \frac{1 + \frac{s}{2\pi \cdot f_{Z1}}}{\frac{s}{2\pi \cdot f_{PO}} \cdot (1 + \frac{s}{2\pi \cdot f_{P1}})}$$

$$f_{Z1} = \frac{1}{2\pi \cdot C_F R_F}; f_{P0} = \frac{1}{2\pi \cdot (C_F + C_P) \cdot R_U}; f_{P1} = \frac{1}{2\pi \cdot C_F / / C_P R_F}$$
(20)

The following suggestions can be followed for a quite common compensation strategy, assuming that C_P<<C_F.

Starting from Eq. (18), the control loop gain module at s=2π*FBW allows the R_F/R_U ratio to be fixed:

$$\left|G_{LOOP,II}(s=2\pi\cdot f_{BW})\right| = \frac{G_{LC0}}{k_{FF}}\cdot \frac{f_{LC}^2}{f_z\cdot f_{BW}}\cdot \frac{f_{P0}}{f_{Z1}} \cong \frac{G_{LC0}}{k_{FF}}\cdot \frac{f_{LC}^2}{f_z\cdot f_{BW}}\cdot \frac{R_F}{R_U} = 1 \tag{21}$$

After choosing the regulator bandwidth (typically F_{BW} <0.2* F_{SW}) and a value for R_U , usually between 1 k Ω and 50 k Ω , in order to achieve C_F and C_P not comparable with parasitic capacitance of the board, the R_F required value is computed by Eq. (21) .

DS13018 - Rev 4 page 22/45



- Select C_F in order to place F_{Z1} below F_{LC} (typically 0.1*F_{LC})
- Select C_P in order to place F_{P1} at 0.5*F_{SW}

$$C_F = \frac{1}{2\pi \cdot R_F \cdot 0.1 \cdot f_{LC}}; C_P = \frac{1}{2\pi \cdot R_F \cdot 0.5 \cdot f_{SW}}$$
 (22)

The resultant control loop and other transfer functions gain are shown in Figure 18. Type II compensation - Bode plot .




Figure 18. Type II compensation - Bode plot

6.4 Thermal considerations

The thermal design is important to prevent the thermal shutdown of device if junction temperature goes above 170 °C (typ.). The three different sources of losses within the device are:

• conduction losses due to the non-negligible R_{DS(on)} of the power switch; these are equal to

$$P_{HS,ON} = R_{HS,ON} \cdot D \cdot (I_{OUT})^2 \tag{23}$$

where D is the duty cycle of the application and R_{HS, ON} is the maximum power MOSFET on-resistance. Note that the duty cycle is theoretically given by the ratio between VOUT and VIN, but actually it is slightly higher in order to compensate the losses of the regulator. So the conduction losses increase compared with the ideal case;

· switching losses due to power MOSFET turn ON and OFF; these can be calculated as:

$$P_{HS,SW} = V_{IN} \cdot I_{OUT} \cdot \frac{\left(T_{RISE} + T_{FALL}\right)}{2} \cdot f_{SW} \cong V_{IN} \cdot I_{OUT} \cdot T_{TR} \cdot f_{SW} \tag{24}$$

where T_{RISE} and T_{FALL} are the overlap times of the voltage across the power switch (V_{DS}) and the current flowing into it during turn-ON and turn-OFF phases.

T_{TR} is the equivalent switching time. For this device the typical value for the equivalent switching time is 40 ns.

Quiescent current losses, calculated as

DS13018 - Rev 4 page 23/45



$$P_Q = V_{IN} \cdot I_{QOPVIN} + V_{BIAS} \cdot I_{QOPVBIAS} \tag{25}$$

where I_{QOPVIN} and $I_{QOPVBIAS}$ are the ALED6000 quiescent current in case of separate bias supply. If the switch-over feature is not used, the IC quiescent current is the only one from VIN, I_{QUIESC} , as summarized in Table 5. Electrical characteristics .

The junction temperature T_J can be calculated as

$$T_I = T_A + R_{th, IA} \cdot P_{TOT} \tag{26}$$

where T_A is the ambient temperature and P_{TOT} is the sum of the power losses just seen.

R_{thJA} is the equivalent thermal resistance junction-to-ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junction-to-ambient.

For this device the path through the exposed pad is the one conducting the largest amount of heat. The R_{thJA} , measured on the demonstration board described in the following paragraph, is about 40 °C/W for the HTTSOP16 package.

6.5 Layout considerations

The PCB layout of the switching DC/DC regulators is very important to minimize the noise injected in high impedance nodes and interference generated by the high switching current loops. Two separated ground areas must be considered: the signal ground and the power ground.

In a step-down converter the input loop (including the input capacitor, the power MOSFET and the freewheeling diode) is the most critical one. This is due to the fact that high value pulsed currents are flowing through it. In order to minimize the EMI, this loop must be as short as possible. The input loop, including also the output capacitor, must be referred to the power ground. All the other components are referred to the signal ground.

The feedback pin (FB) connection to the external current sensing resistor is a high impedance node, so the interference can be minimized by placing the routing of the feedback node as far as possible from the high current paths. To reduce the pick-up noise, the compensation network involving FB and COMP pins should be placed very close to the device.

To filter the high frequency noise, a small bypass capacitor (1 μ F or higher) must be added as close as possible to the input voltage pin of the device, for both VIN and VCC pins.

Thanks to the exposed pad of the device, the ground plane helps to reduce the junction-to-ambient thermal resistance; so a wide ground plane enhances the thermal performance of the converter, allowing high power conversion.

The exposed pad must be connected to the signal GND pin. The connection to the ground plane must be achieved by taking care of the above mentioned input loop, in order to avoid high current flowing through the signal GND.

Refer to Section 7 Demonstration board for the ALED6000 layout example.

DS13018 - Rev 4 page 24/45



7 Demonstration board

In this section the ALED6000 demonstration board is described.

The default settings are:

- Input voltage up to 60 V
- Programmed LED current 1 A (HB LEDs)
- $F_{SW} = 500 \text{ kHz}$
- V_{BIAS} = GND

Figure 19. ALED6000 demonstration board schematic




Table 7. ALED6000 demonstration board component list


Ref.	Part	Package	Note	Manufacturer P/N
C2	4.7 uF	1210	X7S/100V/10%	TDK C3225X7S2A475K200AA
GZ	4.7 ui	1210	X13/100V/10/6	Alt. CGA6M3X7S2A475K200AB
C2 C4	1 uF	0805	V7C/400\//400/	TDK C2012X7S2A105KAB
C3, C4	I UF	0805	X7S/100V/10%	Alt. CGA4J3X7S2A105K125AB
C5	1 uF	1206	X7R/100V/10%	TDK C3225X7R2A105K
Co	1 ur	1206	X/R/100V/10%	Alt. CGA6M2X7R2A105K200AA
C7	100 nF	0603	X7R/16V/10%	
C9	5.6 nF	0603	X7R/25V/10%	
C10	10 nF	0603	X7R/16V/10%	
C11	330 pF	0603	NP0/50V/5%	
C14	33 uF	8 mm, radial	63 V/Elect./1.7 Arms	PANASONIC EEHZA1J330P
C1, C6, C8, C13, C15	N.M.			
R1, R10	100 k	0603	1% tolerance	
R2, R4,R12	0	0603		

DS13018 - Rev 4 page 25/45



Ref.	Part	Package	Note	Manufacturer P/N
R3	0	0805		
R5, R13	N.M.			
R6	2.2 k	0603	1% tolerance	
R7	1 k	0603	1% tolerance	
R8	47 k	0603	1% tolerance	
R9	36 k	0603	1% tolerance	
R11	0.24	1210	1%, 0.5 W	PANASONIC ERJ14BQFR24U
L1	47 uH	10x10	2.2 A sat/ 128 mΩ	COILCRAFT MSS1038-473
L2	N.M.			
D1	STPS3L60	SMB	60 V-3 A Schottky rectifier	STM STPS3L60U-Y
D2	N.M.			
U1	ALED6000	HTSSOP16		STM ALED6000

Figure 20. ALED6000 demonstration board layout (top side)



DS13018 - Rev 4 page 26/45






Figure 21. ALED6000 demonstration board layout (bottom side)

DS13018 - Rev 4 page 27/45



8 Application notes – alternative topologies

Thanks to the wide input voltage range and the adjustable compensation network, the ALED6000 device is suitable to implement boost and buck-boost topologies.

8.1 Inverting buck-boost

The buck-boost topology fits the application with an input voltage range that overlaps the output voltage, V_{OUT} , which is the voltage drop across the LEDs and the sensing resistor.

The inverting buck-boost (see Figure 22. Inverting buck-boost topology) requires the same components count as the buck conversion and it is more efficient than the positive buck-boost, since no additional power MOSFET is required.




Figure 22. Inverting buck-boost topology

A current generator based on this topology implies two main application constraints:

- the output voltage is negative so the LEDs must be reversed
- the device GND floats with the negative output voltage. The device is supplied between VIN and VOUT (<
 0). As a consequence:

$$V_{IN} + |V_{OUT}| < V_{IN,MAX} \tag{27}$$

 $V_{IN,MAX}$ = 61 V is the maximum operating input voltage for the ALED6000, as shown in Table 5. Electrical characteristics.

In buck-boost topology working in continuous conduction mode (CCM), the HS MOS on-time interval, D, is given by:

$$D = \frac{|V_{OUT}|}{V_{IN} + |V_{OUT}|} \tag{28}$$

However, due to power losses (mainly switching and conduction losses), the real duty cycle is always higher than this. The real value (which can be measured in the application) should be used in the following formulas.

The peak current flowing in the embedded switch is:

DS13018 - Rev 4 page 28/45



$$I_{SW} = \frac{I_{OUT}}{1 - D} + \frac{I_{RIPPLE}}{2} = \frac{I_{OUT}}{1 - D} + \frac{V_{IN} \cdot D}{2 \cdot L \cdot f_{SW}}$$

$$\tag{29}$$

While its average current level is equal to:

$$I_{SW} = \frac{I_{OUT}}{1 - D} \tag{30}$$

This is due to the fact that the current flowing through the internal power switch is delivered to the output only during the OFF phase.

The switch peak current must be lower than the minimum current limit of the overcurrent protection and the average current must be lower than the rated DC current of the device.

In addition to these constraints, the thermal considerations summarized in Section 6.4 Thermal considerations must also be evaluated.




Figure 23. Inverting buck-boost schematic

Figure 23. Inverting buck-boost schematic shows the schematic circuit for a LED current source based on inverting buck-boost topology. The input voltage ranges from 4.5 to 32 V, with typical expected 13 V and it can drive a string composed of 6 white LEDs with 0.3 A DC.

This schematic also includes additional circuitry:

- A level shifter network for proper dimming operation, since the ALED6000 local ground (ICGND) is referred
 to the negative output voltage given by the voltage drop across the LEDs and the sensins resistor. This
 function is implemented by Q1, R15, R16 and R17. However, due to limited control loop bandwidth, the
 dimming operation in buck-boost topology is quite limited in terms of minimum achievable DIM pulse
- An external overvoltage protection which avoids the IC damage in case of LED open row fault. This function is implemented by a Zener diode, D2, R7 and the sensing resistor, RSNS = R13

In case the LED string is disconnected the maximum output voltage is given by:

$$V_{OUT,MAX} = V_{FB} + V_{D2} \tag{31}$$

Eq. (31), in addition to Eq. (27), must be verified in order avoid the ALED6000 to be exposed to electrical stress outside the allowed range.

The series resistor, R7, must be selected in order to limit the maximum current flowing through D2, as shown in equation below:

$$I_{D2} = \frac{V_{FB}}{R_{SNS} + R_7} \tag{32}$$

The compensation network design strategy for buck-boost topology is described in Section 8.4 Compensation strategy for alternative topologies .

DS13018 - Rev 4 page 29/45





Figure 24. Inverting buck-boost PCB layout (component side)

Figure 25. Inverting buck-boost PCB layout (bottom side)



8.2 Positive buck-boost


The buck-boost topology fits the application with an input voltage range that overlaps the output voltage, V_{OUT} , which is the voltage drop across the LEDs and the sensing resistor.

The positive buck-boost (see Figure 26. Positive buck-boost topology) can provide a positive output voltage, referred to ground, but it requires two additional power components, a MOSFET and a Schottky diode.

DS13018 - Rev 4 page 30/45



Figure 26. Positive buck-boost topology



The main drawback of this topology, compared to inverting buck-boost, is the slightly lower efficiency. In the positive buck-boost Eq. (27) is not applied, so the maximum input voltage is the maximum operating input voltage for the ALED6000, as shown in Table 5. Electrical characteristics. In addition, the maximum output voltage can be higher than 61 V, assuming that the external MOS FET and Schottky diode are properly rated.

The other considerations summarized in Section 8.1 Inverting buck-boost are also applied to this topology. Figure 26. Positive buck-boost topology shows the schematic circuit for an LED current source based on positive buck-boost topology. The expected input voltage is 24 V, with dynamic variation in 9 - 60 V range and it can drive a string composed of 8 white LEDs with 0.53 A DC.

R1 1001 7 SYNCH DIM 3 MN 1 MN 2 VBIAS BZX384B30 \mathbb{D}_3 R19 15 NM S R3 ₩ 100nl VCC ALED6000 STPS3L60 TP4 VLED+ R12 5 BN √√√ 100k LX 1 LX 2 늘 6 ss R5 NM 1.5k C9 687F C2 4.7uF 100V C4 10F 100V 10 FSW FΒ + 33 F/63V 짥 පි 11 ILIM ΤP GND COMP TP9 VLED 17 ₹ R9 27k C10 R8 8 GVD O_____ L1 47uH R15 100R \$ D4 BAS70 D1 STPS3L60 C15 NM OI STINBNF081/SOTZ23 R18 NM D5 BZX384-B12

Figure 27. Positive buck-boost schematic

This schematic also includes two additional circuits:

- A level shifter / clamping network for safe MOS driving and protection
- An external overvoltage protection which avoids the IC damage in case of LED open row fault. This function
 is implemented by a Zener diode, D3, R7 and the sensing resistor, RSNS = R13

DS13018 - Rev 4 page 31/45



In case the LED string is disconnected the maximum output voltage is given by:

$$V_{OUT,MAX} = V_{FB} + V_{D3} \tag{33}$$

The series resistor, R7, must be selected in order to limit the maximum current flowing through D3, as shown in Eq. (32)

$$I_{D3} = \frac{V_{FB}}{R_{SNS} + R_7} \tag{34}$$

The compensation network design strategy for buck-boost topology is described in Section 8.4 Compensation strategy for alternative topologies .





Figure 28. Positive buck-boost PCB layout (component side)





DS13018 - Rev 4 page 32/45



8.3 Floating boost

The floating-boost topology fits the application with an input voltage range always lower than the output voltage, V_{OUT} , which is the voltage drop across the LEDs and the sensing resistor.

The floating boost (see Figure 30. Floating-boost topology) requires the same components count as the buck conversion.




Figure 30. Floating-boost topology

In this topology the output voltage is referred to VIN and not to GND. The device is supplied by V_{OUT} as a consequence the maximum allowed voltage drop across the LEDs string is 61 V.

In floating-boost topology working in continuous conduction mode (CCM), the HS MOS on-time interval, D, is given by:

$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}} \tag{35}$$

However, due conduction losses, the real duty cycle is always higher than the ideal one. The real value should be used in the following formulas.

The peak current flowing in the embedded switch is:

$$I_{SW} = \frac{I_{OUT}}{1 - D} + \frac{I_{RIPPLE}}{2} = \frac{I_{OUT}}{1 - D} + \frac{V_{IN} \cdot D}{2 \cdot L \cdot f_{SW}}$$

$$\tag{36}$$

While its average current level is equal to:

$$I_{SW} = \frac{I_{OUT}}{1 - D} \tag{37}$$

This is due to the fact that the current flowing through the internal power switch is delivered to the output only during the OFF phase.

The switch peak current must be lower than the minimum current limit of the overcurrent protection and the average current must be lower than the rated DC current of the device.

In addition to these constraints, the thermal considerations summarized in Section 6.4 Thermal considerations must also be evaluated.

DS13018 - Rev 4 page 33/45






Figure 31. Floating-boost reference schematic

Figure 31. Floating-boost reference schematic shows the schematic circuit for an LED current source based on floating-boost topology. The expected input voltage is 13 V, with 5 V to 30 V range, and it can drive a string composed of 10 white LEDs with 0.25 A DC.

This schematic also includes two additional circuits:

- A level shifter network for proper dimming operation, since the ALED6000 local ground is different from the board GND. This function is implemented by Q1, R15, R16 and R17. However, due to limited control loop bandwidth, the dimming operation in floating-boost topology is quite limited in terms of minimum achievable DIM pulse
- An external overvoltage protection which avoids the IC damage in case of LED open row fault. This function is implemented by a Zener diode, D2, R7 and the sensing resistor, RSNS = R13

In case the LED string is disconnected the maximum output voltage is given by:

$$V_{OUT,MAX} = V_{FB} + V_{D2} \tag{38}$$

must be verified in order to avoid the ALED6000 to be exposed to electrical stress outside the allowed range (see Table 5. Electrical characteristics for details).

The series resistor, R7, must be selected in order to limit the maximum current flowing through D2, as shown in The compensation network design strategy for floating-boost topology is described in Section 8.4 Compensation strategy for alternative topologies.

DS13018 - Rev 4 page 34/45







Figure 32. Floating-boost PCB layout (component side)

Figure 33. Floating-boost PCB layout (bottom side)



8.4 Compensation strategy for alternative topologies

The transfer function of the power section for buck-boost and floating-boost topology, driving N power LEDs with estimated R_d dynamic resistance, can be summarized by Eq. (39):

$$G_{LC}(s) = \frac{V_{SNS}(s)}{d(s)} = G_0 \cdot \frac{\left(1 + \frac{S}{\omega_Z}\right) \cdot \left(1 - \frac{S}{\omega_{RHPZ}}\right)}{1 + \frac{s}{\omega_{LC} \cdot Q} + \frac{s^2}{\omega_{LC}}}$$
(39)

DS13018 - Rev 4 page 35/45



	ω_{Z}	ω_{RHPZ}	ω _{LC}
Buck boost	$\frac{1}{C_0 \cdot N \cdot R_d}$	$\frac{(1-D)^2 \cdot V_0}{L \cdot D \cdot I_{LED}}$	$\frac{(1-D)}{L\cdot C_0}$
Floating boost	$\frac{1}{C_0 \cdot N \cdot R_d}$	$\frac{(1-D)^2 \cdot V_0}{L \cdot I_{LED}}$	$\frac{(1-D)}{L\cdot C_0}$

Table 8. Transfer function singularities

Table 9. Transfer function parameters

	Q	G ₀	D
Buck boost	$\sqrt{\frac{C_0}{L}} \cdot (1 - D) \cdot N \cdot R_d$	$\frac{V_0}{D \cdot (1-D)} \cdot \frac{R_{SNS}}{R_{SNS} + N \cdot R_d}$	$\frac{v_0}{v_0 + v_{IN}}$
Floating boost	$\sqrt{\frac{C_0}{L}} \cdot (1 - D) \cdot N \cdot R_d$	$\frac{V_0}{1-D} \cdot \frac{R_{SNS}}{R_{SNS} + N \cdot R_d}$	$1 - \frac{V_{IN}}{V_0}$

This simplified model is based on the assumption that the output capacitor ESR is negligible compared to LED dynamic resistance, R_d , and LED current sensing resistor, R_{SNS} . Further, R_{SNS} is assumed negligible compared to the total LED dynamic resistance, N^*R_d .

The closed loop transfer function is still given by Eq. (18), assuming for the power section the model summarized in Eq. (39).


The singularity ω_{RHPZ} , computed at maximum load and minimum input voltage, is the limitation in the loop bandwidth design (f_{BW}). Typically the maximum bandwidth is designed to be lower than:

$$f_{BW} = \frac{1}{4} \cdot \frac{\omega_{RHPZ}}{2\pi} \tag{40}$$

In case ω_Z and ω_{LC} are lower than the target bandwidth, a type II compensation network is necessary for loop stabilization, following the compensation strategy described in Section 6.3 Compensation strategy.

Otherwise, in case a very low bandwidth design is suitable, a simple type I compensation network is required. This approach is feasible if the target bandwidth is $\frac{1}{4}$ of f_{LC} or lower.

Figure 34. Type I compensation network



DS13018 - Rev 4 page 36/45



This kind of compensation network just provides one single low frequency pole, given by:

$$f_{PLF} = \frac{1}{2\pi \cdot C_F \cdot R_U} \tag{41}$$

Starting from Eq. (18) , the control loop gain module at $s=2\pi^*F_{BW}$ allows f_{PLF} necessary value to be set:

$$\left|G_{LOOP,I}(s=2\pi\cdot f_{BW})\right| = \frac{G_0}{k_{FF}\cdot V_{IN}}\cdot \frac{f_{PLF}}{f_{BW}} = 1 \tag{42}$$

A typical choice for R_U usually falls in the range 1 k Ω to 50 k Ω , in order to provide for C_F a reasonable value (in the range 1 nF – 100 nF) and to proper bias the overvoltage protection Zener diode.

DS13018 - Rev 4 page 37/45



9 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

9.1 HTSSOP16 package information




Figure 35. HTSSOP16 package outline

Table 10. HTSSOP16 mechanical data

Symbol	mm			
Symbol	Min.	Тур.	Max.	
Α			1.20	
A1			0.15	
A2	0.80	1.00	1.05	
b	0.19		0.30	
С	0.09		0.20	
D	4.90	5.00	5.10	
D1		3.00		
E	6.20	6.40	6.60	
E1	4.30	4.40	4.50	
E2		3.00		
е		0.65		
L	0.45	0.60	0.75	

DS13018 - Rev 4 page 38/45




Symbol	mm			
Symbol	Min.	Тур.	Max.	
L1		1.00		
k	0		8	
aaa			0.10	

Note:

HTSSOP stands for thermally enhanced variations. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm per side. Dimension "E1" does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25 mm per side. The size of exposed pad is variable depending of lead frame design pad size. End user should verify "D1" and "E2" dimensions for each device application.

Figure 36. HTSSOP16 recommended footprint

HTSSOP BODY 4,40 16L PITCH 0.65 EXPOSED PAD



DS13018 - Rev 4 page 39/45



Revision history

Table 11. Document revision history

Date	Version	Changes
02-Oct-2019	1	Initial release.
03-May-2021	2	Updated features and added order code on the cover page.
16-Jun-2021	3	Updated title on the cover page.
12-Oct-2021	4	Updated Section Features, Section Applications, Section 4 Electrical characteristics and Table 4. ESD protection.

DS13018 - Rev 4 page 40/45



Contents

1	App	lication schematic	2
2	Bloc	ck diagram	3
3	Pin	settings	4
	3.1	Pin connection	4
	3.2	Pin description	4
	3.3	Maximum ratings	5
	3.4	Thermal data	6
	3.5	ESD protection	6
4	Elec	trical characteristics	7
5	Fun	ctional description	9
	5.1	Oscillator and synchronization	9
	5.2	Soft-start	11
	5.3	Digital dimming	12
	5.4	Error amplifier and light-load management	15
	5.5	Low VIN operation	16
	5.6	Overcurrent protection	16
	5.7	Overtemperature protection	18
6	Арр	lication information	19
	6.1	Input capacitor selection	19
	6.2	Output capacitor and inductor selection	19
	6.3	Compensation strategy	21
	6.4	Thermal considerations	23
	6.5	Layout considerations	24
7	Dem	nonstration board	25
8	Арр	lication notes – alternative topologies	28
	8.1	Inverting buck-boost	28
	8.2	Positive buck-boost	30
	8.3	Floating boost	33
	8.4	Compensation strategy for alternative topologies	35



9	Pack	Package information			
	9.1	HTTSSOP16 package information	. 38		
Rev	ision	history	.40		



List of tables

Table 1.	Pin description	
	Absolute maximum ratings	
Table 3.	Thermal data	
Table 4.	ESD protection	
Table 5.	Electrical characteristics	
Table 6.	Error amplifier characteristics	
Table 7.	ALED6000 demonstration board component list	
Table 8.	Transfer function singularities	
Table 9.	Transfer function parameters	
Table 10.	HTSSOP16 mechanical data	
Table 11.	Document revision history	



List of figures

Figure 1.	Application schematic	. 2
Figure 2.	Block diagram	. 3
Figure 3.	Pin connection (top view)	. 4
Figure 4.	Oscillator and synchronization	. 9
Figure 5.	Switching frequency programmability	10
Figure 6.	Feed-forward	11
Figure 7.	Soft-start	12
Figure 8.	Dimming operation	13
Figure 9.	Dimming operation (rising edge) – VIN=44 V, 12 LED	13
Figure 10.	Dimming operation (falling edge) – VIN=44 V, 12 LED	14
Figure 11.	Dimming operation – short DIM pulse	14
Figure 12.	ISKIP typical current and RILIM value	16
Figure 13.	OCP and frequency scaling	17
Figure 14.	Current limit and programming resistor	18
Figure 15.	LED small signal model	
Figure 16.	Switching regulator control loop simplified model	21
Figure 17.	Type II compensation network	22
Figure 18.	Type II compensation - Bode plot	23
Figure 19.	ALED6000 demonstration board schematic	25
Figure 20.	ALED6000 demonstration board layout (top side)	26
Figure 21.	ALED6000 demonstration board layout (bottom side)	27
Figure 22.	Inverting buck-boost topology	28
Figure 23.	Inverting buck-boost schematic	29
Figure 24.	Inverting buck-boost PCB layout (component side)	30
Figure 25.	Inverting buck-boost PCB layout (bottom side)	30
Figure 26.	Positive buck-boost topology	31
Figure 27.	Positive buck-boost schematic	31
Figure 28.	Positive buck-boost PCB layout (component side)	32
Figure 29.	Positive buck-boost PCB layout (bottom side)	32
Figure 30.	Floating-boost topology	
Figure 31.	Floating-boost reference schematic	34
Figure 32.	Floating-boost PCB layout (component side)	35
Figure 33.	Floating-boost PCB layout (bottom side)	
Figure 34.	Type I compensation network	36
Figure 35.	HTSSOP16 package outline	38
Figure 36	HTSSOP16 recommended footprint	30

DS13018 - Rev 4 page 44/45



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS13018 - Rev 4 page 45/45