

T-46-19.09



CYPRESS SEMICONDUCTOR

CY7C332

Registered Combinatorial EPLD

Features

- 12 I/O macrocells each having:
  - Registered, latched, or transparent array input
  - A choice of two clock sources
  - Global or local output enable (OE)
  - Up to 19 product terms (PTs) per output
  - Product term (PT) output polarity control
- 192 product terms with variable distribution to macrocells
  - An average of 14 PTs per macrocell sum node
- Two clock inputs with configurable polarity control

- 13 input macrocells, each having:
  - Complementary input
  - Register, latch, or transparent access
  - Two clock sources
- 15 ns t<sub>pd</sub> max.
- Low power
  - 120 mA typical I<sub>CC</sub> quiescent
  - 180 mA max.
  - Power-saving "Miser Bit" feature
- Security fuse
- 28-pin slim-line package; also available in 28-pin PLCC
- UV-erasable and reprogrammable
- Programming and operation 100% testable


Functional Description

The CY7C332 is a versatile combinatorial PLD with I/O registers on-board. There are 25 array inputs; each has a macrocell that may be configured as a register, latch, or simple buffer. Outputs have polarity and three-state control product terms. The allocation of product terms to I/O macrocells is varied so that functions of up to 19 product terms can be accommodated.

I/O Resources

Pins 1 through 7 and 9 through 14 function as dedicated array inputs. Pins 1 and 2 function as input clocks as well as normal inputs. Pin 14 functions as a global output enable as well as a normal input.

Logic Block Diagram




Selection Guide

Generic Part Number	I <sub>CC1</sub> (mA)		t <sub>CO</sub> /t <sub>PD</sub> (ns)		t <sub>IS</sub> (ns)	
	Commercial	Military	Commercial	Military	Commercial	Military
7C332-15	130		18/15		3	
7C332-20	120	160	20	23/20	3	4
7C332-25	120	150	25	25	3	4
7C332-30		150		30		4



Pin Configuration



I/O Resources (continued)





Figure 1. CK1 and CK2

Pins 15 through 20 and 23 through 28 are connected to I/O macrocells and may be combinatorial outputs as well as registered or direct inputs.

Input Macrocell



C3	C2	C1	C0	Input Register Option
X	X	0	0	Combinatorial
X	X	0	1	Illegal
0	0	1	1	Registered, CLK1, Rising Edge
0	1	1	1	Registered, CLK2, Rising Edge
1	0	1	1	Registered, CLK1, Falling Edge
1	1	1	1	Registered, CLK2, Falling Edge
0	0	1	0	Latched, CLK1, LOW Transparent
0	1	1	0	Latched, CLK2, LOW Transparent
1	0	1	0	Latched, CLK1, HIGH Transparent
1	1	1	0	Latched, CLK2, HIGH Transparent

Figure 2. Input Macrocell

There are 13 input macrocells, corresponding to pins 7 and 9 through 14. Each macrocell has a clock that is selected to come from either pin 1 or pin 2 by configuration bit C2. Pins 1 and 2 are clocks as well as normal inputs. There is no C2 configuration bit for either of these two input macrocells. Macrocells connected to pins 1 and 2 do not have a clock choice, but each has a clock coming from the other pin.

Each input macrocell can be configured as a register, latch, or simple buffer (transparent path) to the product term array. For a register the configuration bit, C0, is 1 (programmed) and C1 is 1. For a latch, C0 is 0 and C1 is 1. If both C0 and C1 are 0 (unprogrammed), then the macrocell is completely transparent.

Configuration bit C3 determines the clock edge on which the register is triggered or the polarity for which the latch is asserted. This clock polarity can be programmed independently for each input register. These confirmation options are available on all inputs, including those in the I/O macrocell.

If C3 is 0 (unprogrammed), the clock will be rising-edge triggered (register mode) or HIGH asserted (latch mode). If C3 is 1 (programmed), the clock will be falling-edge triggered (register mode) or LOW asserted (latch mode).

I/O Macrocell

There are 12 I/O macrocells corresponding to pins 15 through 20 and 23 through 28. Each macrocell has a three-state output control and XOR product term to dynamically control polarity, and a configurable feedback path.

For each I/O macrocell, the three-state control for the output may be configured two ways. If the configuration bit, C4, is a 1 (programmed), then the global OE signal is selected. Otherwise, the OE product term is used.

For each I/O macrocell, the input/feedback path may be configured as a register, latch, or shunt. There are two configuration bits per I/O macrocell that configure the feedback path. These are programmed in the same way as for the input macrocells.

For each I/O macrocell, the input register clock (or Latch Enable) that is used for the input/feedback path may be selected as pin 1 (select bit, C2, not programmed) or pin 2 (select bit, C2, programmed).

Array Allocation to Output Macrocell

The number of product terms in each output macrocell sum is position dependent. Table 1 summarizes the allocation.

Table 1. Product Term Allocation in Output Macrocell

Macrocell	Pin Number	Product Terms
0	28	9
1	27	19
2	26	11
3	25	17
4	24	13
5	23	15
6	20	15
7	19	13
8	18	17
9	17	11
10	16	19
11	15	9







T-46-19-09


CY7C332

Capacitance<sup>[6]</sup>

Parameters	Description	Test Conditions	Max.	Units
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 2.0V at f = 1 MHz	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 2.0V at f = 1 MHz	10	pF



Note:  
6. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT (Commercial)

Equivalent to: THÉVENIN EQUIVALENT (Military)



Parameter	V <sub>X</sub>	Output Waveform—Measurement Level
t <sub>PXZ</sub> (-)	1.5V	Waveform showing transition from V <sub>OH</sub> to V <sub>X</sub> with a 0.5V measurement level. C332-10
t <sub>PXZ</sub> (+)	2.6V	Waveform showing transition from V <sub>OL</sub> to V <sub>X</sub> with a 0.5V measurement level. C332-11
t <sub>PZX</sub> (+)	V <sub>thc</sub>	Waveform showing transition from V <sub>X</sub> to V <sub>OH</sub> with a 0.5V measurement level. C332-12
t <sub>PZX</sub> (-)	V <sub>thc</sub>	Waveform showing transition from V <sub>X</sub> to V <sub>OL</sub> with a 0.5V measurement level. C332-13
t <sub>ER</sub> (-)	1.5V	Waveform showing transition from V <sub>OH</sub> to V <sub>X</sub> with a 0.5V measurement level. C332-14
t <sub>ER</sub> (+)	2.6V	Waveform showing transition from V <sub>OL</sub> to V <sub>X</sub> with a 0.5V measurement level. C332-15
t <sub>EA</sub> (+)	V <sub>thc</sub>	Waveform showing transition from V <sub>X</sub> to V <sub>OH</sub> with a 0.5V measurement level. C332-16
t <sub>EA</sub> (-)	V <sub>thc</sub>	Waveform showing transition from V <sub>X</sub> to V <sub>OL</sub> with a 0.5V measurement level. C332-17

(e) Test Waveforms and Measurement Levels




Switching Characteristics Over the Operating Range<sup>[3]</sup>

Parameters	Description	Commercial						Commercial						Units
		-15 <sup>[7]</sup>		-20		-25		-20 <sup>[7]</sup>		-25		-30		
		Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PD</sub>	Input to Output Propagation Delay <sup>[8]</sup>		15		20		25		20		25		30	ns
t <sub>ICO</sub>	Input Register Clock to Output Delay <sup>[6]</sup>		18		20		25		23		25		30	ns
t <sub>IS</sub>	Input or Feedback Set-Up Time to Input Register Clock <sup>[6]</sup>	3		3		3		4		4		4		ns
t <sub>IH</sub>	Input Register Hold Time <sup>[6]</sup>	3		3		3		4		4		4		ns
t <sub>EA</sub>	Input to Output Enable Delay <sup>[9, 10]</sup>		20		20		25		25		25		30	ns
t <sub>ER</sub>	Input to Output Disable Delay <sup>[9, 10]</sup>		20		20		25		25		25		30	ns
t <sub>PZX</sub>	Pin 14 Enable to Output Enable Delay <sup>[9, 11]</sup>		15		15		20		20		20		25	ns
t <sub>PXZ</sub>	Pin 14 Disable to Output Disable Delay <sup>[9, 11]</sup>		15		15		20		20		20		25	ns
t <sub>WH</sub>	Input Clock Width High <sup>[4, 6]</sup>	9		10		10		10		10		12		ns
t <sub>WL</sub>	Input Clock Width Low <sup>[4, 6]</sup>	9		10		10		10		10		12		ns
t <sub>IOH</sub>	Output Data Stable Time from Input Register Clock Input <sup>[6, 7]</sup>	3		3		3		3		4		4		ns
t <sub>IOH</sub> - t <sub>IH</sub>	Output Data Stable Time This Device Minus I/P Reg Hold Time Same Device <sup>[7, 12, 13]</sup>	0		0		0		0		0		0		ns
t <sub>IOH</sub> - t <sub>IH</sub> 33x	Output Data Stable Time Minus I/P Reg Hold Time 7C330 and 7C332 Device <sup>[7, 14]</sup>	0		0		0		0		0		0		ns
t <sub>PE</sub>	External Clock Period (t <sub>ICO</sub> + t <sub>IS</sub> ) <sup>[6]</sup>	21		23		28		27		29		34		ns
f <sub>MAX1</sub>	Maximum External Operating Frequency (1/(t <sub>ICO</sub> + t <sub>IS</sub> )) <sup>[6]</sup>	47.6		43.4		35.7		37		34.4		29.4		MHz
f <sub>MAX</sub>	Maximum Frequency Data Path <sup>[6]</sup>	55.5		50.0		40.0		50.0		40.0		33.3		MHz

Notes:


7. Preliminary specifications.
8. Refer to Figure 3 configuration 1.
9. Part (a) of AC Test Loads and Waveforms is used for all parameters except t<sub>EA</sub>, t<sub>ER</sub>, t<sub>PZX</sub>, and t<sub>PXZ</sub>, which use part (b). Part (c) shows test waveform and measurement reference levels.
10. Refer to Figure 4 configuration 3.
11. Refer to Figure 4 configuration 4.
12. Refer to Figure 4 configuration 5.
13. This specification is intended to guarantee that configuration 5 of Figure 4 with input registered feedback can be operated with all input register clocks controlled by the same source. These parameters are tested by periodic sampling of production product.
14. This specification is intended to guarantee interface compatibility of the other members of the CY7C330 family with the CY7C332. This specification is met for the devices noted operating at the same ambient temperature and at the same power supply voltage. These parameters are tested periodically by sampling of production product.



4  
PLDS

Figure 4. Timing Configurations

Switching Waveforms



Notes:


15. Because OE can be controlled by the  $\overline{OE}$  product term, input signal polarity for control of OE can be of either polarity. Internally the product term  $\overline{OE}$  signal is active HIGH.

16. Since the input register clock polarity is programmable, the input clock may be rising- or falling-edge triggered.




T-46-19-09

CY7C332 Logic Diagram (Upper Half)





CY7C332 Logic Diagram (Lower Half)







T-46-19-09

CY7C332

## Ordering Information

I <sub>CC1</sub> (max)	t <sub>CO</sub> /t <sub>PD</sub> (ns)	t <sub>IS</sub> (ns)	t <sub>IH</sub> (ns)	Ordering Code	Package Type	Operating Range
120	18/15	3	3	CY7C332-15HC	H64	Commercial
				CY7C332-15JC	J64	
				CY7C332-15PC	P21	
				CY7C332-15WC	W22	
120	20	3	3	CY7C332-20HC	H64	Commercial
				CY7C332-20JC	J64	
				CY7C332-20PC	P21	
				CY7C332-20WC	W22	
160	23/20	4	4	CY7C332-20DMB	D22	Military
				CY7C332-20HMB	H64	
				CY7C332-20LMB	L64	
				CY7C332-20QMB	Q64	
				CY7C332-20TMB	T74	
				CY7C332-20WMB	W22	
120	25	3	3	CY7C332-25HC	H64	Commercial
				CY7C332-25JC	J64	
				CY7C332-25PC	P21	
				CY7C332-25WC	W22	
150	25	4	4	CY7C332-25DMB	D22	Military
				CY7C332-25HMB	H64	
				CY7C332-25LMB	L64	
				CY7C332-25QMB	Q64	
				CY7C332-25TMB	T74	
				CY7C332-25WMB	W22	
150	30	4	4	CY7C332-30DMB	D22	Military
				CY7C332-30HMB	H64	
				CY7C332-30LMB	L64	
				CY7C332-30QMB	Q64	
				CY7C332-30TMB	T74	
				CY7C332-30WMB	W22	



CY7C332

**MILITARY SPECIFICATIONS**  
**Group A Subgroup Testing**

T-46-19-09

**DC Characteristics**

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IX</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CCI</sub>	1, 2, 3



PLDs

**Switching Characteristics**

Parameters	Subgroups
t <sub>IS</sub>	7, 8, 9, 10, 11
t <sub>IH</sub>	7, 8, 9, 10, 11
t <sub>WH</sub>	7, 8, 9, 10, 11
t <sub>WL</sub>	7, 8, 9, 10, 11
t <sub>ICO</sub>	7, 8, 9, 10, 11
t <sub>PD</sub>	7, 8, 9, 10, 11
t <sub>PXZ</sub>	7, 8, 9, 10, 11
t <sub>PZX</sub>	7, 8, 9, 10, 11
t <sub>ER</sub>	7, 8, 9, 10, 11
t <sub>EA</sub>	7, 8, 9, 10, 11

Document #: 38-00067-C