

High-Performance CMOS Two-Channel 5PST Switch

FEATURES

- Low on-resistance: $r_{DS(on)} = 5\Omega$
- Wide bandwidth: 1.8GHz (–3dB point)
- · Crosstalk:
 - -100dB @ 50KHz, -70dB @ 5MHz,
 - -55dB @ 30MHz
- · Off-isolation:
 - –70dB @ 50KHz, –45dB @ 5MHz,
 - -40dB @ 30MHz,
- Single 5V supply
- Bi-directional
- · TTL compatible control inputs
- Ultra-low quiescent current: 3μA
- · Switch turn on time of 6.5ns

APPLICATIONS

- · High-speed video signal switching/routing
- · HDTV-quality video signal routing
- · Audio signal switching/routing
- Data acquisition
- ATE systems
- · Telecomm routing
- Token Ring transceivers
- High-speed networking

GENERAL DESCRIPTION

The QS4A110Q is a high-performance CMOS Two-Channel 5PST switch with 3-state outputs. The low on-resistance of the QS4A110Q allows inputs to be connected to outputs with low insertion loss and high bandwidth.

The QS4A110Q with 1.8 GHz bandwidth, makes it ideal for high-performance video signal switching, audio signal switching, and telecomm routing applications. Low power dissipation makes this device ideal for battery operated and remote instrumentation applications.

The QS4A110Q is offered in the QSOP package which has several advantages over conventional packages such as PDIP and SOIC including:

- Reduced signal delays due to denser component packaging on circuit boards
- Reduced system noise due to less pin inductance






Figure 2. Pin Configuration

(All Pins Top View)

QSOP E1 d 1 24 **b** V_{CC} 23 **b** D4 C0 **d** 2 22 **b** B4 A0 **d** 3 A1 **d** 4 21 **b** B3 C1 **d** 5 20 **b** D3 19 🗗 D2 C2 **d** 6 A2 **d** 7 18 🗖 B2 A3 **4** 8 17 🗗 B1 C3 **d** 9 16 b D1 C4 **d** 10 15 b D0 14 🗖 B0 A4 **d** 11 GND **1** 12 13 🗖 E2

Table 1. Pin Definitions

Name	I/O	Description	
<u>E1</u> , <u>E2</u>	I	Enable	
A_N, B_N	I/O	Port A, Port B	
C_N, D_N	I/O	Port C, Port D	

Table 2. Function Table

GND 口	12	<u>13</u> □ Ē2		
Table 2.	. Functio	n Table		
E1	E2	A _N , C _N I/Os	B _N , D _N I/Os	
Н	Н	Disconnected	Disconnected	(4)
L	Н	$A_N = C_N$	Disconnected	
Н	L	Disconnected	$B_N = D_N$	
L	L	$A_N = C_N$	$B_N = D_N$	

Table 3. Absolute Maximum Ratings

Supply Voltage to Ground	0.5V to +7.0V
DC Switch Voltage V _S	
Analog Input Voltage	
DC Input Voltage V _{IN}	0V to +7.0V
AC Input Voltage (for a pulse width ≤ 20ns)	
DC Output Current Max. Sink Current/Pin	120mA
Maximum Power Dissipation	0.7 watts
T _{STG} Storage Temperature	–65° to +150°C

Note: ABSOLUTE MAXIMUM RATINGS are those conditions beyond which damage to the device may occur. Exposure to these conditions or beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rating conditions is not implied.

Table 4. Power Supply Characteristics

Symbo	Parameter	r Test Conditions		Unit
I _{cc}	Supply Current	$V_{CC} = Max., V_{IN} = GND \text{ or } V_{CC}$	3	μΑ

QS4A110Q PRELIMINARY

Table 5. Electrical Characteristics Over Operating Range


Commercial: TA = 0°C to 70°C, $Vcc = 5.0V \pm 5\%$

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
Analog	Switch					
V _{IN}	Analog Signal Range(2)		-0.5	1.0	V _{CC} -1	٧
r _{DS(on)}	Drain-source On-resistance ^(2,3)	$V_{CC} = Min., V_{IN} = 1.5V,$ $I_{ON} = 30mA$		5	7	Ω
		$V_{CC} = Min., V_{IN} = 2.4V,$ $I_{ON} = 15mA$		5.5	8	Ω
$\Delta r_{\mathrm{DS(on)}}$	r _{DS(on)} Matching Between Channels ^(2,3,4)	$V_{CC} = Min., V_{IN} = 1.5V,$ $I_{ON} = 30mA$	_	1	_	Ω
		$V_{CC} = Min., V_{IN} = 2.4V,$ $I_{ON} = 15mA$	_	1	_	Ω
I _{C (OFF)}	Channel Off Leakage Current	A_N , $B_N = V_{CC}$ or $0V$, C_N , $D_N = 0V$ or V_{CC} , $\overline{E} = V_{CC}$		1	_	nA
I _{C (ON)}	Channel On Leakage Current	$A_N = B_N = 0V$, Each Channel is Turned On Sequentially		1	_	nA
Digital	Control					<i>\$</i>
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH for Control Pins	2.0	_		V
V_{IL}	Input LOW Voltage	Guaranteed Logic LOW for Control Pins		_	0.8	V
Dynami	ic Characteristics					
t _{ON(Ē)}	Enable Turn-on Time Ē to A _N , B _N , C _N , D _N	$R_{\perp} = 1K\Omega$, $C_{\perp} = 100pF$ (See Figure 9)	0.5	_	6.0	ns
t _{OFF(Ē)}	Enable Turn-off Time \overline{E} to A_N , B_N , C_N , D_N	R_{\perp} = 1K Ω , C_{\perp} = 100pF (See Figure 9)	0.5	_	6.5	ns
t _{PD}	Group Delay ^(2,5)	$R_L = 1K\Omega$, $C_L = 100pF$		_	250	ps
f _{3dB}	-3dB Bandwidth	$V_{IN} = 0$ to 1V, 1Vp–p, $R_L = 75\Omega$	_	1.8		GHz
	Off Isolation	V_{IN} = 0 to 1V, 1Vp–p, R_{L} = 75 Ω , f = 5.5MHz	_	– 45	_	dB
X_{TALK}	Crosstalk	V_{IN} = 0 to 1V, 1Vp–p, R_{L} = 75 Ω , f = 5.5MHz	_	-70	_	dB
C _(OFF)	Switch Off Capacitance	$\overline{E} = V_{CC}, V_{IN} = V_{OUT} = 0V$	_	5		pF
C _(ON)	Switch On Capacitance	$\overline{E} = 0V$, $V_{IN} = V_{OUT} = 0V$	_	10		pF
Q _{CI}	Charge Injection		_	1.5		рC

- Typical values indicate V_{CC} = 5.0V and T_A = 25°C.
 Guaranteed by design, not subject to production test.
- Measured by voltage drop between A and C pins or B and D pins at indicated current through the switch.
 On-resistance is determined by the lower of the voltages on the two (A,B or C,D) pins.
- 4. Δr_{DS(on)} compares On-resistance at the specified V_{IN} Values.
 5. The bus switch contributes no group delay other than the RC delay of the on-resistance of the switch and load capacitance. Group delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

TYPICAL CHARACTERISTICS


Figure 3. Off-isolation and Crosstalk vs. Frequency



Note: 1. Crosstalk = $20 \log |V_O/V_S|$

2. Off-isolation = 20 log $|V_O/V_S|$


Figure 4. Off-isolation and Crosstalk vs. Frequency



Note: 1. Crosstalk = 20 log $|V_O/V_S|$

2. Off-isolation = 20 log | V_O/V_S|


Figure 5. Off-isolation and Crosstalk vs. Frequency



Note: 1. Crosstalk = $20 \log |V_O/V_S|$

2. Off-isolation = 20 $\log |V_O/V_S|$


Figure 6. Insertion Loss vs. Frequency



Note: 1. Insertion Loss = $20 \log |V_O/V_S|$


TYPICAL CHARACTERISTICS (continued)

Figure 7. Insertion Loss vs. Frequency




Note: 1. Insertion Loss = $20 \log |V_O/V_S|$


Figure 8. On-resistance vs. V_{IN}



TEST CIRCUITS

Figure 9. Switching Time





TEST CIRCUITS (continued)

Figure 10. Insertion Loss





Figure 11. Crosstalk




Note: 1. Insertion Loss = $20 \log |V_O/V_S|$

2. All unused pins are grounded.

Note: 1. Crosstalk = $20 \log |V_O/V_S|$

2. All unused pins are grounded.

Figure 12. Off-isolation



Note: 1. Off-isolation = $20 \log |V_O/V_S|$

2. All unused pins are grounded.