

Am93S48

Twelve-Input Parity Checker/Generator

Distinctive Characteristics

- Generates or checks parity over 12 bits
- Advanced Schottky technology


- Same delay to EVEN and ODD parity outputs
- 100% reliability assurance testing in compliance with MIL-STD-883.

FUNCTIONAL DESCRIPTION

The Am93S48 is a high-speed, 12-input parity checker or parity generator. The device is built using advanced Schottky technology and also incorporates PNP input transistors to reduce the input loading to only 0.4 STTL Unit Loads.


Both an ODD parity output and an EVEN parity output are obtained with the same propagation delay. This is accomplished by using an output structure that looks at the input as three 4-bit parity trees.

LOGIC SYMBOL



V_{CC} = Pin 16
GND = Pin 8


LOGIC DIAGRAM



ORDERING INFORMATION

Package Type	Temperature Range	Order Number
Molded DIP	0°C to +70°C	93S48PC
Hermetic DIP	0°C to +70°C	93S48DC
Dice	0°C to +70°C	93S48XC
Hermetic DIP	-55°C to +125°C	93S48DM
Hermetic Flat Pak	-55°C to +125°C	93S48FM
Dice	-55°C to +125°C	93S48XM

CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

12

Am93S48

MAXIMUM RATINGS (Above which the useful life may be impaired)

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
Supply Voltage to Ground Potential (Pin 16 to Pin 8) Continuous	-0.5V to +5.0V
DC Voltage Applied to Outputs for HIGH Output State	-0.5V to +V _{CC} max
DC Input Voltage	-0.5V to +5.0V
DC Output Current, Into Outputs	30mA
DC Input Current	-30mA to +5.0mA

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless Otherwise Noted)

Am93S48XC	T _A = 0°C to +70°C	V _{CC} = 5.0V ±5% (COM'L)	MIN. = 4.75V	MAX. = 5.25V
Am93S48XM	T _A = -55°C to +125°C	V _{CC} = 5.0V ±10% (MIL)	MIN. = 4.5V	MAX. = 5.5V

Parameters	Description	Test Conditions (Note 1)	Min.	Typ. (Note 2)	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = MIN., I _{OH} = -1mA	XC	2.7		Volts
		V _{IN} = V _{IH} or V _{IL}	XM	2.5		
V _{OL}	Output LOW Voltage	V _{CC} = MIN., I _{OL} = 20mA V _{IN} = V _{IH} or V _{IL}			0.5	Volts
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs	2.0			Volts
V _{IL}	Input LOW Level	Guaranteed input logical LOW voltage for all inputs			0.8	Volts
V _I	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA			-1.2	Volts
I _{IL} (Note 3)	Input LOW Current	V _{CC} = MAX., V _{IN} = 0.5V			-0.8	mA
I _{IH} (Note 3)	Input HIGH Current	V _{CC} = MAX., V _{IN} = 2.7V			20	μA
I _I	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5V			1.0	mA
I _{SC}	Output Short Circuit Current (Note 4)	V _{CC} = MAX., V _{OUT} = 0.0V	-40		-100	mA
I _{CC}	Power Supply Current	V _{CC} = MAX. (Note 5)		57	80	mA

- Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.
 2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
 3. Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).
 4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
 5. Both outputs open; all inputs at 4.5V.

Switching Characteristics (T_A = +25°C)

Parameters	Description	Test Conditions	Min.	Typ.	Max.	Units
t _{PLH}	I _O through I ₁₁ to Even Output	V _{CC} = 5.0V, C _L = 15 pF, R _L = 280Ω		19	28	ns
t _{PHL}	I _O through I ₁₁ to Odd Output			19	28	ns
t _{PLH}	I _O through I ₁₁ to Even Output			19	28	ns
t _{PHL}	I _O through I ₁₁ to Odd Output			19	28	ns

TRUTH TABLE

NUMBER OF I INPUTS		OUTPUT	
LOW	HIGH	ODD	EVEN
0	12	L	H
1	11	H	L
2	10	L	H
3	9	H	L
4	8	L	H
5	7	H	L
6	6	L	H
7	5	H	L
8	4	L	H
9	3	H	L
10	2	L	H
11	1	H	L
12	0	L	H

H = HIGH
L = LOW
X = Don't Care

LOADING RULES (In Unit Loads)

Input/Output	Pin No.'s	Input Unit Load	Fan-out Output	
			HIGH	LOW
I ₅	1	0.4	—	—
I ₆	2	0.4	—	—
I ₇	3	0.4	—	—
I ₈	4	0.4	—	—
I ₉	5	0.4	—	—
I ₁₀	6	0.4	—	—
I ₁₁	7	0.4	—	—
GND	8	—	—	—
PO	9	—	20	10
PE	10	—	20	10
I ₀	11	0.4	—	—
I ₁	12	0.4	—	—
I ₂	13	0.4	—	—
I ₃	14	0.4	—	—
I ₄	15	0.4	—	—
V _{CC}	16	—	—	—

A Schottky TTL Unit Load is defined as 50 μ A measured at 2.7V HIGH and -2.0mA measured at 0.5V LOW.

DEFINITION OF FUNCTIONAL TERMS

I₀ through I₁₁ The twelve inputs to the parity tree.

ODD The ODD parity output of the device. When an ODD number of I inputs are at a HIGH level, the ODD output will be HIGH.


EVEN The EVEN parity output of the device. When an EVEN number of I inputs are at a HIGH level, the EVEN output will be HIGH.

LOGIC EQUATIONS

$$\text{Odd Output} = I_0 \oplus I_1 \oplus I_2 \oplus I_3 \oplus I_4 \oplus I_5 \oplus I_6 \oplus I_7 \oplus I_8 \oplus I_9 \oplus I_{10} \oplus I_{11}$$

$$\text{Even Output} = \overline{I_0 \oplus I_1 \oplus I_2 \oplus I_3 \oplus I_4 \oplus I_5 \oplus I_6 \oplus I_7 \oplus I_8 \oplus I_9 \oplus I_{10} \oplus I_{11}}$$


SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown.

APPLICATIONS

12-BIT PARALLEL ODD/EVEN PARITY CHECKER/GENERATOR



32-BIT PARITY CHECKER/GENERATOR



Metallization and Pad Layout

