Am82S62

Nine-Input Parity Checker/Generator

Distinctive Characteristics

- ODD/EVEN parity outputs
- Inhibit input to disable both outputs
- High-speed expansion input P_q

- PNP inputs
- Advanced Schottky technology
- 100% reliability assurance testing in compliance wi MIL-STD-883.


FUNCTIONAL DESCRIPTION

The Am82S62 is a 9-bit parity generator/parity checker with both an ODD parity output and an EVEN parity output. The device can be used to detect errors in data transmission or data retrieval systems as well as to generate this parity check bit.

The Am82S62 features one special high-speed input (Pg) to facilitate expansion. The propagation delay to the outputs through this path is considerably reduced when compared to the P1 through P8 paths. This short delay path allows parity checkers/generators of larger size than 9-bits to be built with a minimum of additional delay.


The device is built using advanced Schottky technology and incorporates PNP input transistors to reduce input loading to 0.4 STTL unit loads. The EVEN output is one gate propagation delay time shorter than the ODD output.

LOGIC SYMBOL



V_{CC} = Pin 14 GND = Pin 7

LOGIC DIAGRAM



ORDERING INFORMATION CONNECTION DIAGRAM Top View □vcc Package Temperature Order Po 13 Type Range Number 0°C to +75°C Molded DIP N82S62A Hermetic DIP 0°C to +75°C N82S62F 0°C to +75°C Dice N82S62X P₅ P9 [10 -55°C to +125°C Hermetic DIP S82S62F DDD TUSTUO -55°C to +125°C Dice _S82S62X INHIBIT Note: Pin 1 is marked for orientation.

1AXIMUM RATINGS (Above which the diserted life may be imparted)		
	−65°C to +150°C	
torage Temperature	−55°C to +125°C	
emperature (Ambient) Under Bias	-0.5V to +7V	
Supply Voltage to Ground Potential (Pin 14 to Pin 7) Continuous	-0.5V to +V _{CC} max.	
C Voltage Applied to Outputs for HIGH Output State		
)C Input Voltage	-0.5V to +5.5V	
	30mA	
OC Output Current, Into Outputs	-30mA to +5.0mA	
DC Input Current		

ELECTRICAL CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (Unless otherwise noted)

N82S62 S82S62 $T_A = 0^{\circ}C$ to $+75^{\circ}C$ $T_A = -55^{\circ}C \text{ to } +125^{\circ}C$

V_{CC} = 5.0V ±5%

MIN. = 4.75V

MAX. = 5.25V

arameters	Description	Test Conditions (Note 1)		Min.	Typ. (Note 2)	Max.	Units
		V _{CC} = MIN., 1 _{OH} = -1mA	S82	2.5			Volts
\mathbf{v}_{OH}	Output HIGH Voltage	VIN = VIH or VIL	N82	2.7			Voits
v _{OL}	Output LOW Voltage	V _{CC} = MIN., I _{OL} = 20mA V _{IN} = V _{IH} or V _{IL}				0.5	Volts
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts
VIL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
Vı	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18mA				-1.2	Volts
	mpar oramp to the	Pg				-0.4	mA
I _{IL} (Note 3)	Input LOW Current	V _{CC} = MAX., V _{IN} = 0.5V	Others			-0.8	-
I _{IH} (Note 3)	Input HIGH Current	V _{CC} = MAX., V _{IN} = 4.5V				10	μА
11	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5V				1.0	mA
I _{SC}	Output Short Circuit Current (Note 4)	V _{CC} = MAX., V _{OUT} = 0.0V		-40		-100	mA
Icc	Power Supply Current	V _{CC} = MAX. (Note 5)				67	mA

Notes: 1. For conditions shown as MIN. or MAX., use the appropriate value specified under Electrical Characteristics for the applicable device type.

2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

3. Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

5. P₁ through P₉ grounded; inhibit at 4.5V; outputs open.

Switching Characteristics ($T_A = +25^{\circ}C$)

Parameters	Description	Test Conditions	Min.	Тур.	Max.	Units
tPLH	P ₁ through P ₈ to Even Output				23	ns
tPHL	1 1 111023 8 13 210			-		
tPLH	P1 through P8 to Odd Output				28	ns
tPHL	.					
tPLH	Pa to Even Output				12	ns
tPHL.		V_{CC} = 5.0V, R_L = 280 Ω , C_L = 15 pF	-	 		
t₽LH	Pg to Odd Output				18	ns
tPHL.				+		
t PLH	Inhibit to Even Output				9	ns
tPHL.						
tPLH	Inhibit to Odd Output				9	ns
tPHL.						

т	D	11	17	ш	Т	Λ	D	
	п	•	, ,	п	- 1	м	п	_

NUMBER	OF P INPUTS	OUTPUT					
LOW	HIGH	ODD	EVEN				
0	9	Н	L				
1	В	L	н				
2	7	н	L				
3	6	L	н				
4	5	н	L				
5	4	L	н				
6	3	н	L				
7	2	L	н				
8	1	н	L				
9	0	L	н				
Х	х	L	L				
	LOW 0 1 2 3 4 5 6 7 8 9	0 9 1 8 2 7 3 6 4 5 5 4 6 3 7 2 8 1 9 0	LOW HIGH ODD 0 9 H 1 8 L 2 7 H 3 6 L 4 5 H 5 4 L 6 3 H 7 2 L 8 1 H 9 0 L				

H = HIGH

L ≈ LOW

X = Don't Care

LOADING RULES (In Unit Loads)

			Fan-out		
Input/Output	Pin No.'s	Input Unit Load	Output HIGH	Output LOW	
P ₁	1	0.4	_		
P ₂	2	0.4	_	_	
P3	3	0.4			
P ₄	4	0.4			
P 9	5	0.2			
ODD	6		20	10	
GND	7	-	_		
INHIBIT	8	0.4	_		
EVEN	9	_	20	10	
P ₅	10	0.4	_		
P6	11	0.4			
P ₇	12	0.4			
P8	13	0.4			
vcc	14	_			

A Schottky TTL Unit Load is defined as $50\mu\text{A}$ measured at 2.7V HIGH and -2.0mA measured at 0.5V LOW.

DEFINITION OF FUNCTIONAL TERMS

P₁ through P₉ The nine inputs to the parity tree.

INHIBIT A HIGH on the inhibit input forces both the odd output and even output LOW regardless of the P inputs. When the inhibit is LOW, the odd and even outputs will always be of opposite phase.


ODD The odd parity output of the device. When an odd number of P inputs are at a HIGH level, the odd output will be HIGH.

EVEN The even parity output of the device. When an even number of P inputs are at a HIGH level, the even output will be HIGH.

LOGIC EQUATIONS

ODD Output = $P_1 \oplus P_2 \oplus P_3 \oplus P_4 \oplus P_5 \oplus P_6 \oplus P_7 \oplus P_8 \oplus P_9$ EVEN Output = $P_1 \oplus P_2 \oplus P_3 \oplus P_4 \oplus P_5 \oplus P_6 \oplus P_7 \oplus P_8 \oplus P_9$


SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS




Note: Actual current flow direction shown.

APPLICATION

16-BIT PARITY GENERATOR WITH INVERT CONTROL



Metallization and Pad Layout



DIE SIZE 0.067" X 0.072"