

## *Preliminary Information*

# MC68360 New Features on REV C.1

March 7, 1995

Some new features have been added to the XC68360 Revision C.1 device. The uses of these new features are not required with an exception of hardware device errata fixes. The main purpose of the revision C.1 device is to fix the errata items that is described on the QUICC Device Errata as "will be fixed on rev C.1".

Revision C.1 device is visually marked with mask number 1E68C. The RISC revision number in the XC68360 at address (MiscBase+\$00) has the value \$0003.

### NOTE

The following information is not described in the MC68360 User's Manual (MC68360UM/AD). The use of this document along with the QUICC Device Errata, QUICC Users Manual Errata, Changes in Rev B, the Centronics Controller Manual and the User's Manual will fully describe revision C.1 device operation. All of this information will be incorporated into a future revision of the User's Manual.

## CPM

### DUAL PORT RAM

256 Bytes of memory have been added to the internal RAM of the part. The memory map on page 3-3 of the User's Manual should now reflect that the area from DPRBASE + \$700 to DPRBASE + \$7FF now contains 256 bytes of memory in Dual-Port RAM which contains User Data / BDs / Microcode Scratch.

### NOTE

This extra memory will not be available if a RAM microcode package is installed in the QUICC.

This document contains information on a product under development. Freescale reserves the right to change or discontinue this product without notice.

## SMC

### UART MODE

SMC Event Register (SMCE)

The SMC UART event register has one new bit. The width and the location of the register has not changed. The definition of the new bits is as follows:

Bit 6 BRKe (End of Break Sequence Received)

This bit is set when the end of a break sequence is received on the SMC UART receiver.

## PARALLEL I/O PORTS

### PORT A

Two new multiplexing options have been added to Port A. Table 7-16 on page 7-351 should show the following new options:

PAPAR(0)=1 and PADIR(0)=1 results in Signal PA0 being used as RXD4 (Only if PA6 is not being used as RXD4)

PAPAR(1)=1 and PADIR(1)=1 results in Signal PA1 being used as TXD4

## SERIAL INTERFACE

### SI RAM ENTRIES

A loop back option has been added in each time slot in the SI. This option is set by a new bit in each entry in the SI RAM. The width of the entry has not changed. The definition of the new bits is as follows

Bit 15 LOOP (Loop back this time slot)

Set this bit when you wish to perform a loop back on this time slot

0 = normal mode

1 = loop back mode for this time slot

## SERIAL INTERFACE SYNCHRONIZATION

In previous versions of the QUICC, the SI would reset itself if an unexpected sync pulse was seen during the middle of a time frame. This would cause the SI to sync again on the following sync pulse but it would also lead to an unresolved loss of synchronization of an SCC or SMC operating in Transparent or GCI modes (assuming that SCC or SMC was receiving data from the SI).

In revision C.1 and later of the QUICC, the SI will ignore this unexpected sync pulse and synchronize on the next sync pulse (it will not reset itself). This may lead to a reception of one or two "bad" slots but the SCC or SMC will remain synchronized.

**Home Page:**

[www.freescale.com](http://www.freescale.com)

**email:**

[support@freescale.com](mailto:support@freescale.com)

**USA/Europe or Locations Not Listed:**

Freescale Semiconductor  
 Technical Information Center, CH370  
 1300 N. Alma School Road  
 Chandler, Arizona 85224  
 (800) 521-6274  
 480-768-2130

[support@freescale.com](mailto:support@freescale.com)

**Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
 Technical Information Center  
 Schatzbogen 7  
 81829 Muenchen, Germany  
 +44 1296 380 456 (English)  
 +46 8 52200080 (English)  
 +49 89 92103 559 (German)  
 +33 1 69 35 48 48 (French)  
[support@freescale.com](mailto:support@freescale.com)

**Japan:**

Freescale Semiconductor Japan Ltd.  
 Headquarters  
 ARCO Tower 15F  
 1-8-1, Shimo-Meguro, Meguro-ku  
 Tokyo 153-0064, Japan  
 0120 191014  
 +81 2666 8080  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

**Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.  
 Technical Information Center  
 2 Dai King Street  
 Tai Po Industrial Estate,  
 Tai Po, N.T., Hong Kong  
 +800 2666 8080  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

**For Literature Requests Only:**

Freescale Semiconductor  
 Literature Distribution Center  
 P.O. Box 5405  
 Denver, Colorado 80217  
 (800) 441-2447  
 303-675-2140  
 Fax: 303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

