





Regarding the usage of our schematics and alike documentation for Trenz module TE0712.

Project is protected under copyright and we strongly and strictly prohibit the reverse engineering or recreation, even if the design is just adapted or modified. TE0712 is protected under such right and in case of plagiarism we will have to do anything necessary in order to protect our assets.

Schematics and other handouts serve for informational purposes only!

	Title:		
	A4	Number: TE0712 72C36-L	Rev. 03
	Date: *	Copyright: Trenz Electronic GmbH / TT	Page 1 of 20
	Filename: Legal Notices Modules.SchDoc		

REV	Description	
-01	Initial revision	
-02		
-03	<p>1. Added Legal notices, project overview and revision changes. Updated page count and page order.</p> <p>2. Added a D3 diode between the INIT and PROG_B signals to keep the FPGA in the reset state while PROG_B is low during the initial power-up.</p> <p>3. Resistors R2 , R68 replaced by 2K2 (were 4K87) to improve I2C stability at higher baud rates.</p> <p>4. Replaced obsolete ferrite beads BKP0603HS121-T to MPZ0603S121HT000.</p> <p>5. Revised power supply circuit. Replaced obsolete components: - EN63A0QI - MPM869SGL-Z (U14); - EP53F8QI - MPM3834CGPA (U6 , U16).</p> <p>6. Replaced Q1 power switch TPS27082LDDCR by MP5077GG-Z.</p> <p>7. Added power monitors U10 , U11 STM6710LWB6F. U3.25 3.3V signal replaced by PG_ALL, generated by U10 , U11 power</p> <p>8. U14 I2C interface connected to bus PLL_SDA / PLL_SCL U1B . Added table with device addresses on the I2C bus. A new device will be detected during a bus scan</p> <p>9. Capacitors C177 ,</p>	VY

	Title: Revision History		
	A4	Number: TE0712 72C36-L	Rev. 03
	Date: 2019-10-02	Copyright: Trenz Electronic GmbH	Page 2 of 20
	Drawn by: VY	Filename: Revision Changes.SchDoc	

1

2

3

4

A

A

B

B


C

C

D

D

- U_Revision Changes
- U_TE0712
- U_Power_Diagram



Title: System Overview		
A4	Number: TE0712 72C36-L	Rev. 03
Date:	Copyright: Trenz Electronic GmbH	Page 3 of 20
Filename: Overview.SchDoc		


1

2

3


4

Power-on sequencing:



Recommended Operating Conditions



Power Rail	Direction	Range	Tolerance	Description	Note
VIN	IN	3.3 - 5V	+/-5%	Micromodule Power	Mandatory
3.3VIN	IN	3.3V	+/-5%	Micromodule Power	Mandatory
VCCIO13	IN	1.2 - 3.3V	+/-5%	HR IO Bank13	-
VCCIO14	IN	3.3V	+/-5%	HR IO Bank14	Fixed
VCCIO15	IN	1.2 - 3.3V	+/-5%	HR IO Bank15	-
VCCIO16	IN	1.2 - 3.3V	+/-5%	HR IO Bank16	-
1.5V	OUT	1.5V	+/-5%	For Carrier card Periphery	-
1.8V	OUT	1.8V	+/-5%	For Carrier card Periphery	-
3.3V	OUT	3.3V	+/-5%	For Carrier card Periphery	-
VREF_JTAG	OUT	3.3V	+/-5%	For Carrier card Periphery	Connected to 3.3V




Title:		
A4	Number: 72C36-L	Rev. 03
Date: 27.10.2022	Copyright:	Page of
Filename: Power_Diagram.SchDoc		

Special notes:

- .
- .



Top of Board




Serial
 Serial
 Serialnumber 6,3 x 6.3mm

SerialI
 TE Address Overlay
 LOGO ADDRESS


Assembly variant	72C36-L
Created by	MR
Modified by	MR
Modified at	2021-02-16
SVN Revision	14001




Title: TE0712		
A4	Number: TE0712 72C36-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page5 of 20
Filename: TE0712.SchDoc		



Title: B2B		Rev. 03
A4	Number: TE0712 72C36-L	Page6 of 20
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: B2B-Connectors.SchDoc		




Title: B13		
A4	Number: TE0712 72C36-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 7 of 20
Filename: B13.SchDoc		



I2C bus addresses		
U1B	FPGA B14	h**
U2	Clock generator	h70
U14	DCDC VCCINT	h61




Title: B14		
A4	Number: TE0712 72C36-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 8 of 20
Filename: B14.SchDoc		









XC7A100T-2FGG484C







Title: B15		
A4	Number: TE0712 72C36-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 9 of 20
Filename: B15.SchDoc		



	Title: B16		
	A4	Number: TE0712 72C36-L	Rev. 03
	Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 10 of 20
	Filename: B16.SchDoc		



Title: B34		
A4	Number: TE0712 72C36-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	
Filename: B34.SchDoc		Page 11 of 20





	Title: MGT		
	A4	Number: TE0712 72C36-L	Rev. 03
	Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 12 of 20
	Filename: FPGA-MGT.SchDoc		



BOOTMODE = MASTER SPI








D3 keeps INIT low as long as PROG_B is low



S25FL256SAGBH120



Title: CFG		
A4	Number: TE0712 72C36-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 13 of 20
Filename: FPGA-CFG.SchDoc		



Title: PWR		
A4	Number: TE0712 72C36-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 14 of 20
Filename: FPGA-PWR.SchDoc		

1

2

3

4

A

A

B


B

C

C

D

D



Datasheet SI5338:

IN1/IN2

These pins are used as the main differential clock input or as the XTAL input. See "3.2. Input Stage" on page 19, Figure 3 and Figure 4, for connection details. Clock inputs to these pins must be ac-coupled. Keep the traces from pins 1,2 to the crystal as short as possible and keep other signals and radiating sources away from the crystal.

When not in use, leave IN1 unconnected and IN2 connected to GND.


	Title: Clock	
	A4	Number: TE0712 72C36-L
	Date: 2015-12-09	Copyright: Trenz Electronic GmbH
	Rev. 03	
Filename: Clock.SchDoc		Page 15 of 20

1

2

3

4








ADDR-CTRL-R





DDR3-A0_T	R5	1%	33R	DDR3-A0
DDR3-A1_T	R39	1%	33R	DDR3-A1
DDR3-A2_T	R35	1%	33R	DDR3-A2
DDR3-A3_T	R40	1%	33R	DDR3-A3
DDR3-A4_T	R18	1%	33R	DDR3-A4
DDR3-A5_T	R37	1%	33R	DDR3-A5
DDR3-A6_T	R44	1%	33R	DDR3-A6
DDR3-CAS_T	R38	1%	33R	DDR3-CAS
DDR3-A10_T	R30	1%	33R	DDR3-A10
DDR3-A11_T	R16	1%	33R	DDR3-A11
DDR3-A8_T	R10	1%	33R	DDR3-A8
DDR3-A9_T	R43	1%	33R	DDR3-A9
DDR3-A12_T	R11	1%	33R	DDR3-A12
DDR3-A13_T	R15	1%	33R	DDR3-A13
DDR3-A14_T	R28	1%	33R	DDR3-A14
DDR3-BA0_T	R14	1%	33R	DDR3-BA0
DDR3-BA1_T	R36	1%	33R	DDR3-BA1
DDR3-BA2_T	R19	1%	33R	DDR3-BA2
DDR3-RAS_T	R41	1%	33R	DDR3-RAS
DDR3-A7_T	R17	1%	33R	DDR3-A7
DDR3-S0_T	R20	1%	33R	DDR3-S0
DDR3-ODT0_T	R42	1%	33R	DDR3-ODT0
DDR3-WE_T	R9	1%	33R	DDR3-WE
DDR3-CKE0_T	R31	1%	33R	DDR3-CKE0


Termination

ADDR-CTRL



Title: DDR3			
A4	Number: TE0712 72C36-L	Rev. 03	
Date: 2015-12-09	Copyright: Trenz Electronic GmbH		Page 16 of 20
Filename: DDR3-RAM.SchDoc			



		Title: ETH	
		A4	Number: TE0712 72C36-L
Date: 2015-12-09		Copyright: Trenz Electronic GmbH	
Page 17 of 20		Filename: ETHERNET.SchDoc	

1

2

3

4

A

A

B





B

C

C

D

D




	Title: CPLD		
	A4	Number: TE0712 72C36-L	Rev. 03
	Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 18 of 20
	Filename: CPLD.SchDoc		

1

2

3

4



- VIN ○ TP1 ● Testpoint 0.8mm
- 3.3VIN ○ TP4 ● Testpoint 0.8mm
- 3.3V ○ TP7 ● Testpoint 0.8mm
- 1.8V ○ TP10 ● Testpoint 0.8mm
- 1.5V ○ TP13 ● Testpoint 0.8mm
- VTTREF ○ TP3 ● Testpoint 0.8mm
- 1V ○ TP2 ● Testpoint 0.8mm
- 1.2V_MGT ○ TP5 ● Testpoint 0.8mm
- VCCIO13 ○ TP8 ● Testpoint 0.8mm
- VCCIO15 ○ TP11 ● Testpoint 0.8mm
- VCCIO16 ○ TP14 ● Testpoint 0.8mm
- GND ○ TP6 ● Testpoint 0.8mm
- GND ○ TP9 ● Testpoint 0.8mm
- GND ○ TP12 ● Testpoint 0.8mm
- GND ○ TP15 ● Testpoint 0.8mm
- GND ○ TP16 ● Testpoint 0.8mm



Title: PWR		
A4	Number: TE0712 72C36-L	Rev. 03
Date: 2015-12-09	Copyright: Trenz Electronic GmbH	Page 19 of 20
Filename: PWR1.SchDoc		

Current limit 3.28A
Soft start 1.2ms

1

2

3

4

A

A

B



B


C

C

D

D



		Title: PWR	
		A4	Number: TE0712 72C36-L
Date: 2015-12-09		Copyright: Trenz Electronic GmbH	
Date: 2015-12-09		Page20 of 20	
Filename: PWR2.SchDoc			

1

2

3

4