

Mercury SA1 SoC Module

User Manual

Purpose

The purpose of this document is to present the characteristics of Mercury SA1 SoC module to the user, and to provide the user with a comprehensive guide to understanding and using the Mercury SA1 SoC module.

Summary

This document first gives an overview of the Mercury SA1 SoC module followed by a detailed description of its features and configuration options. In addition, references to other useful documents are included.

| Product Information | Code | Name |
|---------------------|--------|------------------------|
| Product | ME-SA1 | Mercury SA1 SoC Module |

| Document Information | Reference | Version | Date |
|----------------------------|----------------|---------|------------|
| Reference / Version / Date | D-0000-402-002 | 06 | 16.02.2021 |

| Approval Information | Name | Position | Date |
|----------------------|------|-----------------|------------|
| Written by | DIUN | Design Engineer | 05.08.2016 |
| Verified by | GLAC | Design Expert | 06.09.2016 |
| Approved by | DIUN | Manager, BU SP | 16.02.2021 |

Copyright Reminder

Copyright 2021 by Enclustra GmbH, Switzerland. All rights are reserved.

Unauthorized duplication of this document, in whole or in part, by any means is prohibited without the prior written permission of Enclustra GmbH, Switzerland.

Although Enclustra GmbH believes that the information included in this publication is correct as of the date of publication, Enclustra GmbH reserves the right to make changes at any time without notice.

All information in this document is strictly confidential and may only be published by Enclustra GmbH, Switzerland.

All referenced trademarks are the property of their respective owners.

Document History

| Version | Date | Author | Comment |
|---------|------------|--------|--|
| 06 | 16.02.2021 | DIUN | Cleaned-up product variants, added information on Mercury heatsinks, added Mercury+ ST1 to accessories section, added information on FPGA fuses and warranty, on differential I/Os, on voltage monitoring outputs, other style updates |
| 05 | 25.07.2019 | DIUN | Added information on power supplies, Linux how-to guide, JTAG interface, other style updates |
| 04 | 03.01.2019 | DIUN | Updated for revision 3 modules, added information on voltage monitoring and heat sink |
| 03 | 21.08.2018 | DIUN | Minor corrections and style updates |
| 02 | 04.05.2017 | DIUN | Updated EEPROM map, block diagram and footprint information |
| 01 | 27.12.2016 | DIUN | Version 01 |

Table of Contents

| | | |
|----------|--|----------|
| 1 | Overview | 5 |
| 1.1 | General | 5 |
| 1.1.1 | Introduction | 5 |
| 1.1.2 | Warranty | 5 |
| 1.1.3 | RoHS | 5 |
| 1.1.4 | Disposal and WEEE | 5 |
| 1.1.5 | Safety Recommendations and Warnings | 5 |
| 1.1.6 | Electrostatic Discharge | 6 |
| 1.1.7 | Electromagnetic Compatibility | 6 |
| 1.2 | Features | 6 |
| 1.3 | Deliverables | 6 |
| 1.4 | Accessories | 7 |
| 1.4.1 | Reference Design | 7 |
| 1.4.2 | Enclustra Build Environment | 7 |
| 1.4.3 | Enclustra Heat Sink | 7 |
| 1.4.4 | Mercury+ PE1 Base Board | 7 |
| 1.4.5 | Mercury+ ST1 Base Board | 8 |
| 1.5 | Intel Tool Support | 8 |
| 2 | Module Description | 9 |
| 2.1 | Block Diagram | 9 |
| 2.2 | Module Configuration and Product Codes | 10 |
| 2.3 | Article Numbers and Article Codes | 10 |
| 2.4 | Top and Bottom Views | 12 |
| 2.4.1 | Top View | 12 |
| 2.4.2 | Bottom View | 12 |
| 2.5 | Top and Bottom Assembly Drawings | 13 |
| 2.5.1 | Top Assembly Drawing | 13 |
| 2.5.2 | Bottom Assembly Drawing | 13 |
| 2.6 | Module Footprint | 14 |
| 2.7 | Mechanical Data | 15 |
| 2.8 | Module Connector | 15 |
| 2.9 | User I/O | 16 |
| 2.9.1 | Pinout | 16 |
| 2.9.2 | I/O Pin Exceptions | 17 |
| 2.9.3 | Differential I/Os | 18 |
| 2.9.4 | I/O Banks | 19 |
| 2.9.5 | VCC_IO Usage | 20 |
| 2.9.6 | Signal Terminations | 21 |
| 2.9.7 | HPS I/O Pins | 21 |
| 2.10 | Multi-Gigabit Transceiver (MGT) | 22 |
| 2.11 | Power | 23 |
| 2.11.1 | Power Generation Overview | 23 |
| 2.11.2 | Power Enable/Power Good | 23 |
| 2.11.3 | Voltage Supply Inputs | 24 |
| 2.11.4 | Voltage Supply Outputs | 24 |
| 2.11.5 | Power Consumption | 25 |
| 2.11.6 | Heat Dissipation | 25 |
| 2.11.7 | Voltage Monitoring | 26 |
| 2.12 | Clock Generation | 26 |
| 2.13 | Reset | 27 |
| 2.14 | LEDs | 27 |
| 2.15 | DDR3L SDRAM | 28 |
| 2.15.1 | DDR3L SDRAM Type | 28 |

| | | |
|----------|--|-----------|
| 2.15.2 | Signal Description | 28 |
| 2.15.3 | Termination | 28 |
| 2.15.4 | Parameters | 29 |
| 2.16 | QSPI Flash | 30 |
| 2.16.1 | QSPI Flash Type | 30 |
| 2.16.2 | Signal Description | 30 |
| 2.16.3 | QSPI Flash Corruption Risk | 30 |
| 2.17 | SD Card | 30 |
| 2.17.1 | Signal Description | 31 |
| 2.18 | eMMC Flash | 31 |
| 2.18.1 | eMMC Flash Type | 31 |
| 2.18.2 | Signal Description | 32 |
| 2.19 | Gigabit Ethernet | 32 |
| 2.19.1 | Ethernet PHY Type | 32 |
| 2.19.2 | Signal Description | 32 |
| 2.19.3 | External Connectivity | 32 |
| 2.19.4 | MDIO Address | 32 |
| 2.19.5 | PHY Configuration | 32 |
| 2.20 | USB 2.0 | 33 |
| 2.20.1 | USB PHY Type | 33 |
| 2.20.2 | Signal Description | 33 |
| 2.21 | Real-Time Clock (RTC) | 33 |
| 2.21.1 | RTC Type | 34 |
| 2.22 | Secure EEPROM | 34 |
| 2.22.1 | EEPROM Type | 34 |
| 3 | Device Configuration | 35 |
| 3.1 | Configuration Signals | 35 |
| 3.2 | Boot Mode | 36 |
| 3.3 | JTAG | 37 |
| 3.3.1 | JTAG on Module Connector | 37 |
| 3.3.2 | HPS JTAG Connector | 38 |
| 3.3.3 | External Connectivity | 38 |
| 3.4 | Passive Serial Configuration | 38 |
| 3.5 | eMMC Boot Mode | 38 |
| 3.6 | QSPI Boot Mode | 39 |
| 3.7 | SD Card Boot Mode | 39 |
| 3.8 | eMMC Flash Programming | 39 |
| 3.9 | QSPI Flash Programming via JTAG | 39 |
| 3.10 | QSPI Flash Programming from an External SPI Master | 39 |
| 3.11 | Enclustra Module Configuration Tool | 40 |
| 4 | I2C Communication | 41 |
| 4.1 | Overview | 41 |
| 4.2 | Signal Description | 41 |
| 4.3 | I2C Address Map | 41 |
| 4.4 | Secure EEPROM | 42 |
| 4.4.1 | Memory Map | 42 |
| 5 | Operating Conditions | 45 |
| 5.1 | Absolute Maximum Ratings | 45 |
| 5.2 | Recommended Operating Conditions | 45 |
| 6 | Ordering and Support | 46 |
| 6.1 | Ordering | 46 |
| 6.2 | Support | 46 |

1 Overview

1.1 General

1.1.1 Introduction

The Mercury SA1 SoC module combines the Altera Cyclone® V ARM® processor-based SoC (System-on-Chip) device with fast DDR3L SDRAM, USB 2.0 On-The-Go PHY, PCIe® Gen1 ×4, Gigabit Ethernet, multi-gigabit transceivers, high-speed LVDS I/O, and is available in industrial temperature range, forming a complete and powerful embedded processing system.

The use of the Mercury SA1 SoC module, in contrast to building a custom SoC hardware, significantly simplifies system design and thus shortens time to market and decreases the development effort of your product.

Together with Mercury base boards, the Mercury SA1 SoC module allows the user to quickly build a system prototype and start with application development.

The Enclustra Build Environment [14] is available for the Mercury SA1 SoC module. This build system allows the user to quickly set up and run Linux on any Enclustra SoC module. It allows the user to choose the desired target, and download all the required binaries, such as bitstream and preloader. It downloads and compiles all required software, such as U-Boot, Linux, and BusyBox based root file system.

1.1.2 Warranty

Please refer to the General Business Conditions, available on the Enclustra website [1].

Warning!

Please note that the warranty of an Enclustra module is voided if the FPGA fuses are blown. This operation is done at own risk, as it is irreversible. Enclustra cannot test the module in case of a warranty product return.

1.1.3 RoHS

The Mercury SA1 SoC module is designed and produced according to the Restriction of Hazardous Substances (RoHS) Directive (2011/65/EC).

1.1.4 Disposal and WEEE

The Mercury SA1 SoC module must be properly disposed of at the end of its life.

The Waste Electrical and Electronic Equipment (WEEE) Directive (2002/96/EC) is not applicable for the Mercury SA1 SoC module.

1.1.5 Safety Recommendations and Warnings

Mercury modules are not designed to be “ready for operation” for the end-user. These can only be used in combination with suitable base boards. Proper configuration of the hardware before usage is required.

Ensure that the power supply is disconnected from the board before inserting or removing the Mercury SA1 SoC module, connecting interfaces, or connecting jumpers.

Touching the capacitors of the DC-DC converters can lead to voltage peaks and permanent damage; over-voltage on power or signal lines can also cause permanent damage to the module.

Warning!

It is possible to mount the Mercury SA1 SoC module the wrong way round on the base board - always check that the mounting holes on the base board are aligned with the mounting holes of the Mercury SA1 SoC module.

The base board and module may be damaged if the module is mounted the wrong way round and powered up.

1.1.6 Electrostatic Discharge

Electronic boards are sensitive to electrostatic discharge (ESD). Please ensure that the product is handled with care and only in an ESD-protected environment.

1.1.7 Electromagnetic Compatibility

The Mercury SA1 SoC module is a Class A product (as defined in IEC 61000-3-2 standard) and is not intended for use in domestic environments. The product may cause electromagnetic interference, for which appropriate measures must be taken.

1.2 Features

- Altera Cyclone V SOC 5CSXFC6C6U23C8N/5CSXFC6C6U23I7N
 - ARM dual-core Cortex A9
 - Altera Cyclone V 28 nm FPGA fabric
- 178 user I/Os up to 3.3 V
 - 16 ARM peripheral I/Os (SPI, SDIO, CAN, I2C, UART)
 - 134 FPGA I/Os (single-ended or differential)
 - 28 MGT signals (clock and data)
- 6 MGTs @ 3.125 Gbit/sec and 2 reference input clock differential pairs
- PCIe Gen1 ×4 (Altera PCIe hardened IP block)
- 1 GB DDR3L SDRAM
- 64 MB quad SPI flash
- 16 GB eMMC flash (starting with revision 3)
- Gigabit Ethernet
- USB 2.0 On-The-Go (OTG)
- CAN, UART, SPI, I2C, SDIO/MMC
- Real-time clock
- Small form factor (56 × 54 mm)
- 5 to 15 V supply voltage

1.3 Deliverables

- Mercury SA1 SoC module
- Mercury SA1 SoC module documentation, available via download:
 - Mercury SA1 SoC Module User Manual (this document)
 - Mercury SA1 SoC Module Reference Design [2]
 - Mercury SA1 SoC Module IO Net Length Excel Sheet [3]
 - Mercury SA1 SoC Module FPGA Pinout Excel Sheet [4]
 - Mercury SA1 SoC Module User Schematics (PDF) [5]
 - Mercury SA1 SoC Module Known Issues and Changes [6]
 - Mercury SA1 SoC Module Footprint (Altium, Eagle, Orcad and PADS) [7]

- Mercury SA1 SoC Module 3D Model (PDF) [8]
- Mercury SA1 SoC Module STEP 3D Model [9]
- Mercury Mars Module Pin Connection Guidelines [10]
- Mercury Master Pinout [11]
- Mercury Heatsink Application Note [17]
- Enclustra Build Environment [14] (Linux build environment; refer to Section 1.4.2 for details)
- Enclustra Build Environment How-To Guide [15]

1.4 Accessories

1.4.1 Reference Design

The Mercury SA1 SoC module reference design features an example configuration for the Cyclone V SoC device, together with an example top level HDL file for the user logic.

A number of software applications are available for the reference design, that show how to initialize the peripheral controllers and how to access the external devices. Pre-compiled binaries are included in the archive, so that the user can easily check that the hardware is functional.

The reference design can be downloaded from the Enclustra download page [2].

1.4.2 Enclustra Build Environment

The Enclustra Build Environment (EBE) [14] enables the user to quickly set up and run Linux on any Enclustra SoC module or system board. It allows the user to choose the desired target, and download all the required binaries, such as bitstream and preloader/bootloader. It downloads and compiles all required software, such as U-Boot, Linux, and BusyBox based root file system.

The Enclustra Build Environment features a graphical user interface (GUI) and a command line interface (CLI) that facilitates the automatic build flow.

The Enclustra Build Environment How-To Guide [15] describes in more detail how to use the EBE to customize the provided software for the user application. The document provides information on the configuration options for U-boot, Linux kernel and Buildroot, debugging possibilities for Linux applications, customization of device trees and integration of existing or new kernel drivers.

1.4.3 Enclustra Heat Sink

For Mercury modules an Enclustra heat sink is available for purchase along with the product. Please refer to section 2.11.6 for further information on the available cooling options.

1.4.4 Mercury+ PE1 Base Board

- 168-pin Hirose FX10 module connectors (PE1-200: 2 connectors; PE1-300/400: 3 connectors)
- System controller
- Power control
- System monitor (PE1-300/400)
- Current sense (PE1-300/400)
- Low-jitter clock generator (PE1-300/400)
- microSD card holder
- User EEPROM
- eMMC managed NAND flash (PE1-300/400)
- PCIe ×4 interface
- USB 3.0 device connector
- USB 2.0 host connector (PE1-200: 1 connector; PE1-300/400: 4 connectors)
- Micro USB 2.0 device (UART, SPI, I2C, JTAG) connector

- 2 × RJ45 Gigabit Ethernet connectors
- mPCIe/mSATA card holder (USB only) (PE1-300/400)
- SIM card holder (optional, PE1-300/400 only)
- SMA clock and data in/out (optional, PE1-300/400 only)
- 1 × FMC LPC connector (PE1-200)
- 1 × FMC HPC connector (PE1-300)
- 2 × FMC LPC connector (PE1-400)
- 2 × 40-pin Anios pin header
- 3 × 12-pin IO headers
- 5 to 15 V DC supply voltage
- USB bus power (with restrictions)

Please note that the available features depend on the equipped Mercury module type and on the selected base board variant.

1.4.5 Mercury+ ST1 Base Board

- 168-pin Hirose FX10 module connectors (3 connectors)
- 2 × MIPI D-PHY connectors: CSI and CSI/DSI (requires FPGA support)
- Mini DisplayPort connector (requires FPGA support)
- HDMI connector (requires FPGA support)
- SFP+ connector
- Low-jitter clock generator
- USB 3.0 device connector
- USB 3.0 host connector
- FTDI USB 2.0 device controller with micro USB device connector (UART, SPI, I2C, JTAG)
- 2 × RJ45 Gigabit Ethernet connectors
- 1 × FMC HPC connector (note: not all pins are available)
- 2 × 40-pin Anios pin header
- 3 × 12-pin IO headers
- microSD card holder
- 5 to 15 V DC supply voltage
- Form factor: 100 × 120 mm


Please note that the available features depend on the equipped Mercury module type.

1.5 Intel Tool Support

The SoC devices equipped on the Mercury SA1 SoC module are supported by the Quartus Prime Lite Edition (or Quartus II Web Edition, for older software versions), which is available free of charge. Please contact Intel for further information.

2 Module Description

2.1 Block Diagram



1: Starting with revision 3.

Figure 1: Hardware Block Diagram

The main component of the Mercury SA1 SoC module is the Intel Cyclone V SoC device. Most of its I/O pins are connected to the Mercury module connectors, making 150 regular user I/Os available to the user. Further, six multi-gigabit transceivers with support for PCIe Gen1 x4 are available on the module connectors.

The SoC device can boot from the on-board QSPI flash or from an external SD card. For development purposes, a JTAG interface is connected to Mercury module connector.

The memory subsystem is built from a 64 MB QSPI flash and 1 GB DDR3L SDRAM in the standard configuration. Starting with revision 3 modules, a 16 GB eMMC flash is available on the module for booting the SoC device or for storing user data.

Further, the module is equipped with a Gigabit Ethernet PHY and a USB 2.0 OTG PHY, making it ideal for communication applications.

A real-time clock is available on the module and is connected to the global I2C bus.

On-board clock generation is based on a 50 MHz crystal oscillator.

The module's internal supply voltages are generated from a single input supply of 5 - 15 V DC. Some of these voltages are available on the Mercury module connectors to supply circuits on the base board.

Four LEDs are connected to the SoC pins for status signaling.

2.2 Module Configuration and Product Codes

Table 1 describes the available standard module configurations. Custom configurations are available; please contact Enclustra for further information.

| Product Code | SoC | DDR3L SDRAM | PCI Express | Temperature Range |
|------------------|-----------------|-------------|-------------|-------------------|
| ME-SA1-C6-7I-D10 | 5CSXFC6C6U23I7N | 1 GB | ✓ | -40 to +85° C |

Table 1: Standard Module Configurations

The product code indicates the module type and main features. Figure 2 describes the fields within the product code.




Figure 2: Product Code Fields

Please note that for the first revision modules or early access modules, the product code may not respect entirely this naming convention. Please contact Enclustra for details on this aspect.

2.3 Article Numbers and Article Codes

Every module is uniquely labeled, showing the article number and serial number. An example is presented in Figure 3.




Figure 3: Module Label

The correspondence between article number and article code is shown in Table 2. The article code represents the product code, followed by the revision; the R suffix and number represent the revision number.

The revision changes and product known issues are described in the Mercury SA1 SoC Module Known Issues and Changes document [6].

| Article Number | Article Code |
|----------------|---------------------|
| EN100638 | ME-SA1-C6-8C-D10-R1 |
| EN100639 | ME-SA1-C6-7I-D10-R1 |
| EN100997 | ME-SA1-C5-8C-D10-R2 |
| EN100998 | ME-SA1-C5-7I-D10-R2 |
| EN100999 | ME-SA1-C6-8C-D10-R2 |
| EN101000 | ME-SA1-C6-7I-D10-R2 |
| EN102107 | ME-SA1-C5-8C-D10-R3 |
| EN102108 | ME-SA1-C6-7I-D10-R3 |

Table 2: Article Numbers and Article Codes

2.4 Top and Bottom Views

2.4.1 Top View




Figure 4: Module Top View

2.4.2 Bottom View




Figure 5: Module Bottom View

Please note that depending on the hardware revision and configuration, the module may look slightly different than shown in this document.

2.6 Module Footprint

Figure 8 shows the dimensions of the module footprint on the base board.

Enclustra offers Mercury and Mercury+ modules of various geometries having widths of 56, 64, 65, 72 or 74 mm and having different topologies for the mounting holes. If different module types shall be fixed on the base board by screws, additional mounting holes may be required to accommodate different modules. The footprints of the module connectors for the base board design are available for different PCB design tools (Altium, PADS, Eagle, Orcad) [7] and include the required information on the module sizes and holes.

The maximum component height on the base board under the module is dependent on the connector type. Please refer to the Hirose FX10 series product website for detailed connector information [12]. The two connectors are called A (J700) and B (7801).




Figure 8: Module Footprint - Top View

Warning!

It is possible to mount the Mercury SA1 SoC module the wrong way round on the base board - always check that the mounting holes on the base board are aligned with the mounting holes of the Mercury SA1 SoC module.

2.7 Mechanical Data

Table 3 describes the mechanical characteristics of the Mercury SA1 SoC module. A 3D model (PDF) and a STEP 3D model are available [8], [9].

| Symbol | Value |
|-------------------------|------------|
| Size | 56 × 54 mm |
| Component height top | 5.0 mm |
| Component height bottom | 1.35 mm |
| Weight | 20 g |

Table 3: Mechanical Data

2.8 Module Connector

Two Hirose FX10 168-pin 0.5 mm pitch headers with a total of 336 pins have to be integrated on the base board. Up to four M3 screws may be used to mechanically fasten the module to the base board. Do not use excessive force to tighten the screws, as this could damage the module.

The pinout of the module connector is found in the Mercury Master Pinout Excel Sheet [11]. The connector is available in different packaging options and different stacking heights. Some examples are presented in Table 4. Please refer to the connector datasheet for more information.

| Reference | Type | Description |
|--------------------------|--------------------|--|
| Mercury module connector | FX10A-168S-SV | Hirose FX10, 168-pin, 0.5 mm pitch |
| Base board connector | FX10A-168P-SV(71) | Hirose FX10, 168-pin, 0.5 mm pitch, 4 mm stacking height |
| Base board connector | FX10A-168P-SV1(71) | Hirose FX10, 168-pin, 0.5 mm pitch, 5 mm stacking height |

Table 4: Module Connector Types

Figure 9 indicates the pin numbering for the Mercury module connectors from the top view of the base board. The connector pins are numbered as follows:

- Connector A: from J700-1 to J700-168
- Connector B: from J701-1 to J701-168




Figure 9: Pin Numbering for the Module Connector

Warning!

Do not use excessive force to latch a Mercury module into the Mercury connectors on the base board, as this could damage the module and the base board; always make sure that the module is correctly oriented before mounting it into the base board.

2.9 User I/O

2.9.1 Pinout

Information on the Mercury SA1 SoC module pinout can be found in the Enclustra Mercury Master Pinout [11], and in the additional document Enclustra Module Pin Connection Guidelines [10].

Warning!

Please note that the pin types on the schematics symbol of the module connector and in the Master Pinout document are for reference only. On the Mercury SA1 SoC module it may be possible that the connected pins do not have the targeted functions (such as primary clocks, differential pins, MGT signals, etc).

The naming convention for the user I/Os is:

`IO_B<BANK>_<FUNCTION>_<PIN_NAME>_<PACKAGE_PIN>_<POLARITY>`

For example, `IO_B5A_TX_R5_AC24_P` is located on pin AC24 of I/O bank 5A, and when used in a differential pair it is a transmit pin and has positive polarity.

The clock capable pins are marked with "CLK" in the signal name. For details on their function and usage, please refer to the Intel documentation.

Table 5 includes information related to the total number of I/Os available in each I/O bank and possible limitations.

Please note that Cyclone V devices can only use I/O pins marked with "RX" in the signal name as differential inputs and only pins marked with "TX" as differential outputs. The I/O pins marked with "CLK" are receive-only differential signals and can be used as dedicated clock differential inputs. All pins can be used as single-ended inputs or outputs.

| Signal Name | Signals | Pairs | Differential | Single-ended | I/O Bank |
|-----------------|------------|-----------|--------------|--------------|----------|
| IO_B3A_RX<...> | 8 | 4 | In | In/Out | 3A |
| IO_B3A_TX<...> | 8 | 4 | Out | In/Out | 3A |
| IO_B3B_RX<...> | 12 | 6 | In | In/Out | 3B |
| IO_B3B_TX<...> | 14 | 7 | Out | In/Out | 3B |
| IO_B3B_CLK<...> | 4 | 2 | In | In/Out | 3B |
| IO_B4A_RX<...> | 30 | 15 | In | In/Out | 4A |
| IO_B4A_CLK<...> | 4 | 2 | In | In/Out | 4A |
| IO_B4A_TX<...> | 28 | 14 | Out | In/Out | 4A |
| IO_B5A_RX<...> | 8 | 4 | In | In/Out | 5A |
| IO_B5A_TX<...> | 8 | 4 | Out | In/Out | 5A |
| IO_B5B_CLK<...> | 4 | 2 | In | In/Out | 5B |
| IO_B5B_TX<...> | 2 | 1 | Out | In/Out | 5B |
| IO_B8A_CLK<...> | 2 | 1 | In | In/Out | 8A |
| IO_B8A_TX<...> | 2 | 1 | Out | In/Out | 8A |
| Total | 134 | 67 | - | - | - |

Table 5: User I/Os

The IO_B3B_CLK0_B31_<...>_B32_<...> pair is connected to the two FPGA pin pairs B31 and B32. This pair can be used either as LVDS receive using the B31 pair or as LVDS transmit using the B32 pair. The user may only use one of these pairs, hence the FPGA design should set both pins of the unused pin pair to high impedance in order to prevent contention. These pins are regular I/O pins for non-differential applications. The reason for this special connection is compatibility with certain Mercury base boards.

2.9.2 I/O Pin Exceptions

The I/O pin exceptions are pins with special functions or restrictions (for example, when used in combination with certain Mercury boards they may have a specific role).

Table 6 lists the I/O pin exceptions on the Mercury SA1 SoC module.

| I/O Name | Module Connector Pin | Description |
|-----------------|----------------------|---|
| HPS_GPIO59_MISO | A-104 | Connected via a 47 kΩ resistor to IO_B5A_RX_R6_PERST#_W15_N pin (A-36) for PCIe PERST# connection implementation |
| HPS_GPIO57_CLK | A-98 | Can optionally be connected via a 47 kΩ resistor to IO_B5A_TX_R3_CVP_AD26_N pin (A-21) for Configuration via Protocol (CVP) implementation (CVP pin can be connected to PCIe WAKE# pin) |

Table 6: I/O Pin Exceptions

When the Mercury SA1 SoC module is used in combination with a Mercury+ PE1 base board as a PCIe device, the PERST# signal coming from the PCIe edge connector on the module connector pin A-104 (HPS_GPIO59_MISO) is driven further to IO_B5A_RX_R6_PERST#_W15_N.

Because the PCIe block inside the FPGA logic side requires this reset signal, the PERST# signal is connected to the FPGA pin IO_B5A_RX_R6_PERST#_W15_N via a 47 kΩ resistor. In situations in which a custom board is used or PCIe functionality is not required, this FPGA pin can be used in the same manner as a regular I/O pin.

The connection of the CVP pin to the PCIe WAKE# pin on the Mercury+ PE1 base board is made in a similar manner - note that the connection is not available in the standard configuration, as not all PCIe cards support the wake function. Details on the CVP implementation can be found in the Altera CVP documentation [23] and details on the WAKE# pin are available in the PCIe specification.

2.9.3 Differential I/Os

When using differential pairs, a differential impedance of 100 Ω must be matched on the base board, and the two nets of a differential pair must have the same length.

The information regarding the length of the signal lines from the SoC device to the module connector is available in Mercury SA1 SoC Module IO Net Length Excel Sheet [3]. This enables the user to match the total length of the differential pairs on the base board if required by the application.

Warning!

Please note that the trace length of various signals may change between revisions of the Mercury SA1 SoC module. Please use the information provided in the Mercury SA1 SoC Module IO Net Length Excel Sheet [3] to check which signals are affected. The differential signals will still be routed differentially in subsequent product revisions.

Please note that Cyclone V devices can only use I/O pins marked with "RX" in the signal name as differential inputs and only pins marked with "TX" as differential outputs. All pins can be used as single-ended inputs or outputs.

Warning!

Check Mercury SA1 SoC module pinout with Quartus before producing your own base board hardware, to make sure that all pins are used according to the correct direction.

2.9.4 I/O Banks

Table 7 describes the main attributes of the FPGA and Hard Processing System (HPS) I/O banks, and indicates which peripherals are connected to each I/O bank. All I/O pins within a particular I/O bank must use the same I/O (VCC_IO) and reference (VREF) voltages.

| Bank | Connectivity | VCC_IO | VREF |
|-------------|--|--|--------------------------------------|
| MGT Bank L0 | Module connector | 1.1 V | - |
| MGT Bank L1 | Module connector | 1.1 V | - |
| Bank 3A | Module connector | User selectable VCC_CFG_HPS_B3A_B8A | 0 V |
| Bank 3B | Module connector | User selectable VCC_IO_B3B_B4A | $0.5 \times VCC_IO_B3B_B4A$ |
| Bank 4A | Module connector | User selectable VCC_IO_B3B_B4A | $0.5 \times VCC_IO_B3B_B4A$ |
| Bank 5A | Module connector | User selectable VCC_IO_B5A_B5B | $0.5 \times VCC_IO_B5A_B5B$ |
| Bank 5B | Module connector | User selectable VCC_IO_B5A_B5B | $0.5 \times VCC_IO_B5A_B5B$ |
| Bank 8A | Module connector, LEDs | User selectable VCC_CFG_HPS_B3A_B8A | $0.5 \times VCC_CFG_HPS_B3A_B8A$ |
| HPS Bank 6A | DDR3L SDRAM | 1.35 V | 0.68 V |
| HPS Bank 6B | DDR3L SDRAM | 1.35 V | 0.68 V |
| HPS Bank 7A | Configuration, I2C, LEDs, module connector | User selectable VCC_CFG_HPS_B3A_B8A | 0 V |
| HPS Bank 7B | Ethernet PHY, QSPI flash | User selectable VCC_CFG_HPS_B3A_B8A | 0 V |
| HPS Bank 7C | Gigabit Ethernet PHY, configuration signals, eMMC flash, module connector | User selectable VCC_CFG_HPS_B3A_B8A | 0 V |
| HPS Bank 7D | USB PHY | User selectable VCC_CFG_HPS_B3A_B8A | 0 V |

Table 7: I/O Banks

2.9.5 VCC_IO Usage

The VCC_IO voltages for the I/O banks located on the module connector are configurable by applying the required voltage to the VCC_IO_B[x] or VCC_CFG_[x] pins. All VCC_IO_B[x] or VCC_CFG_[x] pins of the same bank must be connected to the same voltage.

For compatibility with other Enclustra Mercury modules, it is recommended to use a single I/O voltage per module connector.

| Signal Name | SoC Pins | Supported Voltages | Connector A Pins | Connector B Pins |
|---------------------|-----------------------------------|---------------------------------------|------------------|-----------------------------|
| VCC_CFG_HPS_B3A_B8A | VCCIO3A, VCCIO8A, VCCIO7A-D | 1.8 V, 2.5 V - 3.3 V ¹ ±5% | 74, 77 | - |
| VCC_IO_B3B_B4A | VCCIO3B, VCCIO4A | 1.2 V - 3.3 V ±5% | - | 64, 67, 88, 95, 140, 143 |
| VCC_IO_B5A_B5B | VCCIO5A, VCCIO5B | 1.2 V - 3.3 V ±5% | 38, 41 | - |

Table 8: VCC_IO Pins

Note that the VCCPD (I/O pre-driver power supply) for each bank is set automatically to 2.5 V (if the corresponding VCCIO is less than or equal to 2.5 V) or to VCCIO (if the corresponding VCCIO is higher or equal to 3.0 V).

Warning!

Use only VCC_IO voltages compliant with the equipped SoC device; any other voltages may damage the equipped SoC device, as well as other devices on the Mercury SA1 SoC module.

Do not leave a VCC_IO pin floating, as this may damage the equipped SoC device, as well as other devices on the Mercury SA1 SoC module.

Warning!

Do not power the VCC_IO pins when PWR_GOOD and PWR_EN signals are not active. If the module is not powered, you need to make sure that the VCC_IO voltages are disabled (for example, by using a switch on the base board, which uses PWR_GOOD as enable signal). Figure 10 illustrates the VCC_IO power requirements.

¹For eMMC flash support VCC_CFG_HPS_B3A_B8A must be either 1.8 V or 3.3 V. The eMMC flash is equipped starting with revision 3 modules.




Figure 10: Power-Up Sequence - VCC_IO in Relation with PWR_GOOD and PWR_EN Signals

2.9.6 Signal Terminations

Differential Inputs

There are no external differential termination resistors on the Mercury SA1 SoC module for differential inputs. Differential input pairs on the module connector may be terminated either by external termination resistors on the base board (close to the module pins), or by the SoC device's internal termination resistors.

Please note that Cyclone V devices can only use I/O pins marked with "RX" in the name as differential inputs.

Single-Ended Outputs

There are no series termination resistors on the Mercury SA1 SoC module for single-ended outputs. If required, series termination resistors may be equipped on the base board (close to the module pins).

2.9.7 HPS I/O Pins

Table 9 gives an overview over the HPS pin connections on the Mercury SA1 SoC module. Only the pins marked with "user functionality" are available on the module connector.

The suggested functions below are for reference only - always verify your HPS pinout with the Intel device handbook.

| HPS_GPIO | Function | Connection |
|------------------|--|------------------------------|
| 0-8, 10-13 | USB 2.0 | USB 2.0 OTG PHY |
| 14-27 | Gigabit Ethernet | Gigabit Ethernet PHY (RGMII) |
| 28 | HPS boot select 2 | Boot mode selection |
| 29-34 | QSPI flash | QSPI flash |
| 36, 38-39, 45-47 | SD card/eMMC ² /user functionality | Module connector/eMMC flash |
| 37 | Gigabit Ethernet interrupt (input, active-low) | Gigabit Ethernet PHY |

Continued on next page...

| HPS_GPIO | Function | Connection |
|----------|---|---|
| 40 | Boot mode 0 | BOOT_MODE0 |
| 41 | Gigabit Ethernet link status (ETH_LED2#, input, active-low) | Gigabit Ethernet PHY |
| 42 | Boot mode 1 | BOOT_MODE1 |
| 43 | Power good (input, active-high) | PWR_GOOD |
| 44 | Gigabit Ethernet PHY reset (output, active-low) | Gigabit Ethernet PHY |
| 48-51 | LEDs (shared with FPGA I/Os) | On-board LEDs |
| 53 | eMMC enable signal (output, active-low) ² | SDIO clock multiplexer |
| 54-56 | I2C | On-board I2C bus and module connector via level shifter |
| 57-60 | SPI/user functionality | Module connector |
| 61-62 | CAN/user functionality | Module connector |
| 63 | UART1 RX ³ /user functionality | Module connector |
| 64 | UART1 TX ³ /user functionality | |
| 65 | UART0 RX ³ /user functionality | Module connector |
| 66 | UART0 TX ³ /user functionality | |

Table 9: HPS Pin Connections

2.10 Multi-Gigabit Transceiver (MGT)

There are six Multi-Gigabit transceivers and two reference input clock differential pairs on the Mercury SA1 SoC module routed directly to the module connector B.

The transceivers on the SoC device support a data rate of 3.125 Gbit/sec.

Warning!

The maximum data rate on the MGT lines on the Mercury SA1 SoC module depends on the routing path for these signals. Adequate signal integrity over the full signal path must be ensured when using MGTs at high performance rates.

²eMMC flash interface is available starting with revision 3.

³UART RX is an SoC input; UART TX is an SoC output.

Warning!

No AC coupling capacitors are placed on the Mercury SA1 SoC module on the MGT lines - make sure capacitors are mounted, if required, on the base board (close to the module pins), to prevent MGT lines from being damaged.

2.11 Power

2.11.1 Power Generation Overview

The Mercury SA1 SoC module uses a 5 - 15 V DC power input for generating the on-board supply voltages (1.1 V, 1.2 V, 1.35 V, 1.8 V, 2.5 V and 3.3 V). Some of these voltages (1.8 V, 2.5 V, 3.3 V) are accessible on the module connector.

Table 10 describes the power supplies generated on the module.

| Voltage Supply Name | Voltage Value | Rated Current | Voltage Source | Shut down via PWR_EN | Influences PWR_GOOD |
|---------------------|---------------|---------------|----------------|----------------------|---------------------|
| VCC_1V1 | 1.1 V | 9 A | VCC_MOD | Yes | Yes |
| VCC_1V2 | 1.2 V | 1 A | VCC_3V3 | Yes | Yes |
| VCC_1V35 | 1.35 V | 1.5 A | VCC_3V3 | Yes | Yes |
| VCC_1V8 | 1.8 V | 1 A | VCC_3V3 | Yes | Yes |
| VCC_2V5 | 2.5 V | 1.5 A | VCC_3V3 | Yes | Yes |
| VCC_3V3 | 3.3 V | 9 A | VCC_MOD | No | Yes |

Table 10: Generated Power Supplies

Please refer to the Enclustra Module Pin Connection Guidelines for general rules on the power pins [10].

2.11.2 Power Enable/Power Good

The Mercury SA1 SoC module provides a power enable input on the module connector. This input may be used to shut down the DC/DC converters for 1.1 V, 1.2 V, 1.5 V, 1.8 V, and 2.5 V. The 3.3 V supply is always active.

The PWR_EN input is pulled to VCC_3V3 on the Mercury SA1 SoC module with a 4.7 k Ω resistor. The PWR_GOOD signal is pulled to VCC_3V3 on the Mercury SA1 SoC module with a 4.7 k Ω resistor.

PWR_GOOD is an open collector signal and must not be used to drive a load directly. This signal is pulled to GND if the on-board regulators fail or if the module is disabled via PWR_EN. The list of regulators that influence the state of PWR_GOOD signal is provided in Section 2.11.1.

| Pin Name | Module Connector Pin | Remarks |
|----------|----------------------|---|
| PWR_EN | A-10 | Floating/3.3 V: Module power enabled Driven low: Module power disabled |
| PWR_GOOD | A-12 | 0 V: Module supply not ok 3.3 V: Module supply ok |

Table 11: Module Power Status and Control Pins

Warning!

Do not apply any other voltages to the PWR_EN pin than 3.3 V or GND, as this may damage the Mercury SA1 SoC module. PWR_EN pin can be left unconnected.

Do not power the VCC_IO pins (for example by connecting VCC_3V3 to VCC_IO directly) when PWR_EN is driven low to disable the module. In this case, VCC_IO needs to be switched off in the manner indicated in Figure 10.

2.11.3 Voltage Supply Inputs

Table 12 describes the power supply inputs on the Mercury SA1 SoC module. The VCC voltages used as supplies for the I/O banks are described in Section 2.9.5.

| Pin Name | Module Connector Pins | Voltage | Description |
|----------|---------------------------------|-------------------|---|
| VCC_MOD | A-1, 2, 3, 4, 5, 6, 7, 8, 9, 11 | 5 - 15 V \pm 5% | Supply for the 1.1 V and 3.3 V voltage regulators. All other supplies are generated from the 3.3 V supply. The input current is rated at 3 A (0.3 A per connector pin). |
| VCC_BAT | A-168 | 2.0 - 3.6 V | Battery for the RTC and SoC encryption key storage |

Table 12: Voltage Supply Inputs

2.11.4 Voltage Supply Outputs

Table 13 presents the supply voltages generated on the Mercury SA1 SoC module, that are available on the module connector.

| Pin Name | Module Connector Pins | Voltage | Maximum Current ⁴ | Comment |
|----------|--|----------------|--------------------------------|----------------------|
| VCC_3V3 | A-26, 29, 50, 86 B-55, 79, 115, 127, 152, 155 | 3.3 V \pm 5% | 3 A (and max 0.3 A per pin) | Always active |
| VCC_2V5 | A-53, 62, 65, 89 | 2.5 V \pm 5% | 0.5 A | Controlled by PWR_EN |
| VCC_1V8 | B-52, 76, 108, 128 | 1.8 V \pm 5% | 0.5 A | Controlled by PWR_EN |

Table 13: Voltage Supply Outputs

Warning!

Do not connect any power supply to the voltage supply outputs nor short circuit them to GND, as this may damage the Mercury SA1 SoC module.

2.11.5 Power Consumption

Please note that the power consumption of any SoC device strongly depends on the application (on the configured bitstream and I/O activity).

To estimate the power consumption of your design, please use the Intel PowerPlay Early Power Estimators (EPE) and Power Analyzer available on the Intel website.

2.11.6 Heat Dissipation

High performance devices like the Intel Cyclone V SoC need cooling in most applications; always make sure the SoC is adequately cooled.

For Mercury modules an Enclustra heat sink kit is available for purchase along with the product. It represents an optimal solution to cool the Mercury SA1 SoC module - the heat sink body is low profile and usually covers the whole module surface. The kit comes with a gap pad for the SoC device, a fan and required mounting material to attach the heat sink to the module PCB and baseboard PCB. With additional user configured gap pads, it is possible to cool other components on board as well.

Alternatively, if the Enclustra heat sink does not match the application requirements, a third-party heat sink body (ATS) and an additional gap pad (t-Global) may be used. Please note that the Enclustra heat sink kit already contains all necessary items for cooling the module (heat sink body, gap pad, fan, mounting material).

Table 14 lists the heat sink and thermal pad part numbers that are compatible with the Mercury SA1 SoC module. Details on the Mercury heatsink kit can be found in the Mercury Heatsink Application Note [17].

| Product Name | Package Name | Enclustra Heat Sink | ATS Heat Sink | t-Global Thermal Pad |
|--------------|-------------------|---------------------|------------------|----------------------|
| Mercury SA1 | 672-pin UBGA [24] | ACC-HS3-Set | ATS-52230G-C1-R0 | TG-A6200-25-25-1 |

Table 14: Heat Sink Type

⁴The maximum available output current depends on your design. See sections 2.11.1 and 2.11.5 for details.

Please note that the adhesive heat sink part is recommended only for prototyping purposes. In cases where the module is used in environments subject to vibrations, additional mechanical fixation is recommended.

Warning!

Depending on the user application, the Mercury SA1 SoC module may consume more power than can be dissipated without additional cooling measures; always make sure the SoC is adequately cooled by installing a heat sink and/or providing air flow.

2.11.7 Voltage Monitoring

Several pins on the module connector on the Mercury SA1 SoC module are marked as VMON. These are voltage monitoring outputs that are used in the production test for measuring some of the on-board voltages.

It is not allowed to draw power from the voltage monitoring outputs.

Table 15 presents the VMON pins on the Mercury SA1 SoC module.

| Pin Name | Module Connector Pin | Connection | Description |
|-----------|----------------------|------------|--|
| VMON_1V1 | A-102 | VCC_1V1 | FPGA and HPS core voltages |
| VMON_1V2 | B-167 | VCC_1V2 | 1.2 V on-board voltage (default)/SoC battery voltage (assembly option) |
| VMON_VTT | B-168 | VCC_VTT | DDR termination voltage |
| VMON_1V35 | B-8 | VCC_1V35 | DDR3 voltage |

Table 15: Voltage Monitoring Outputs

Warning!

The voltage monitoring outputs are for Enclustra-use only. Pinout changes may be applied between revisions.

2.12 Clock Generation

A 50 MHz oscillator is used for the Mercury SA1 SoC module clock generation. The 50 MHz clock is fed to the HPS and FPGA logic. The second HPS clock is provided by an external source (module connector pin A-110) in the standard module configuration. A clock divider generates a 25 MHz clock for Ethernet - this signal can also be generated from the external clock, by driving CLOCK_SEL pin of the SoC device (pin C12) low.

| Signal Name | Frequency | Destination | Remark |
|-------------|----------------|------------------------------|-------------|
| CLK_HPS1 | 50 MHz | HPS_CLK1 | HPS clock 1 |
| CLK_FPGA | 50 MHz | IO_RX_T1P_CLK7P_8A (pin D12) | FPGA clock |
| CLK_HPS2 | External clock | HPS_CLK2 | HPS clock 2 |
| CLK_ETH | 25 MHz | Gigabit Ethernet PHY | - |

Table 16: Module Clock Resources

2.13 Reset

The cold reset signal (POR) and the HPS warm reset signal (RST) of the SoC device are available on the module connector.

Pulling HPS_POR# low resets the SoC device and the QSPI flash. Further, the CONFIG# pin is pulled low to re-trigger the FPGA configuration. Please refer to the Enclustra Module Pin Connection Guidelines [10] for general rules regarding the connection of reset pins.

Pulling HPS_RST# low resets the SoC device. For details on the functions of the HPS_NPOR and HPS_NRST signals refer to the Intel documentation.

Table 17 presents the available reset signals. Both signals, HPS_POR# and HPS_RST#, have on-board 4.7 kΩ pull-up resistors to VCC_CFG_HPS_B3A_B8A.

| Signal Name | Connector Pin | FPGA Pin Type | Description |
|-------------|---------------|---------------|-------------|
| HPS_POR# | A-132 | HPS_NPOR | Cold reset |
| HPS_RST# | A-124 | HPS_NRST | Warm reset |

Table 17: Reset Resources

Please note that HPS_POR# is automatically asserted if PWR_GOOD is low.

2.14 LEDs

The four LEDs on the Mercury SA1 SoC module are connected to the FPGA logic and the HPS in parallel. As the LEDs are active-low it is recommended to use the I/Os in open collector mode.

| Signal Name | HPS GPIO | FPGA Pin | Remarks |
|-------------|----------|----------|--------------------------|
| LED0# | 48 | AH12 | User function/active-low |
| LED1# | 49 | AF18 | User function/active-low |
| LED2# | 50 | AG21 | User function/active-low |
| LED3# | 51 | AH21 | User function/active-low |

Table 18: LEDs

2.15 DDR3L SDRAM

There is a single DDR3 SDRAM channel on the Mercury SA1 SoC module attached directly to the HPS side and is available only as a shared resource to the FPGA side.

The DDR3L SDRAM is connected to HPS I/O banks 6A and 6B, and it is always operated at 1.35 V (low power mode). Four 8-bit memory chips are used to build a 32-bit wide memory.

The maximum memory bandwidth on the Mercury SA1 SoC module is:
 $800 \text{ Mbit/sec} \times 32 \text{ bit} = 3200 \text{ MB/sec}$

2.15.1 DDR3L SDRAM Type

Table 19 describes the memory availability and configuration on the Mercury SA1 SoC module.

| Module | SDRAM Type | Density | Configuration | Manufacturer |
|-------------------------|----------------------|---------|---------------|--------------|
| ME-SA1-D10 (commercial) | MT41K256M8DA-125:K | 2 Gbit | 256 M × 8 bit | Micron |
| ME-SA1-D10 (commercial) | NT5CC256M8IN-DI | 2 Gbit | 256 M × 8 bit | Nanya |
| ME-SA1-D10 (industrial) | NT5CC256M8FN-DII | 2 Gbit | 256 M × 8 bit | Nanya |
| ME-SA1-D10 (industrial) | NT5CC256M8IN-DII | 2 Gbit | 256 M × 8 bit | Nanya |
| ME-SA1-D10 (industrial) | MT41K256M8DA-125IT:K | 2 Gbit | 256 M × 8 bit | Micron |

Table 19: DDR3L SDRAM Types

Warning!

Other DDR3L memory devices may be equipped in future revisions of the Mercury SA1 SoC module. Please check the user manual regularly for updates. Any parts with different speed bins or temperature ranges that fulfill the requirements for the module variant may be used.

2.15.2 Signal Description

Please refer to the Mercury SA1 SoC Module FPGA Pinout Excel Sheet [4] for detailed information on the DDR3L SDRAM connections.

2.15.3 Termination

Warning!

No external termination is implemented for the data signals on the Mercury SA1 SoC module. Therefore, it is strongly recommended to enable the on-die termination (ODT) feature of the DDR3 SDRAM device.

2.15.4 Parameters

Please refer to the Mercury SA1 SoC module reference design [2] for DDR3 settings guidelines. The DDR3L SDRAM parameters and the DDR3L board timing information to be set in Quartus project are presented in Tables 20 and 21.

The values given in Table 20 are for reference only. Depending on the equipped memory device on the Mercury SA1 SoC module and on the DDR3L SDRAM frequency, the configuration may be different to the one in the reference design. Please refer to the memory device datasheet for details.

| Parameter | Value |
|-------------------------------|--------------|
| SDRAM protocol | DDR3 |
| PHY settings - supply voltage | 1.35 V DDR3L |
| Memory device speed grade | 400 MHz |
| Total interface width | 32 bit |
| Row bits | 15 |
| Column bits | 10 |
| Bank bits | 3 |
| tRAS | 37.5 ns |
| tRCD | 15 ns |
| tRP | 15 ns |
| tREFI | 7.8 us |
| tRFC | 160.0 ns |
| tWR | 15.0 ns |
| tWTR | 4 cycles |
| tFAW | 40.0 ns |
| tRRD | 10 ns |
| tRTP | 10 ns |

Table 20: DDR3L SDRAM Parameters

| Parameter | Value |
|----------------------------------|---------|
| Maximum CK delay to DIMM/device | 0.4 ns |
| Maximum DQS delay to DIMM/device | 0.4 ns |
| Maximum skew within DQS group | 0.05 ns |
| Maximum skew between DQS groups | 0.05 ns |

Table 21: DDR3L Board Timing

2.16 QSPI Flash

The QSPI flash can be used to boot the HPS, and to store the FPGA bitstream, ARM application code and other user data.

2.16.1 QSPI Flash Type

Table 22 describes the memory availability and configuration on the Mercury SA1 SoC module.

| Flash Type | Size | Manufacturer |
|------------|----------|--------------------|
| S25FL512S | 512 Mbit | Cypress (Spansion) |

Table 22: QSPI Flash Type

Warning!

Other flash memory devices may be equipped in future revisions of the Mercury SA1 SoC module. Please check the user manual regularly for updates. Any parts with different speeds and temperature ranges that fulfill the requirements for the module variant may be used.

2.16.2 Signal Description

The QSPI flash is connected to the HPS pins 29-34 and to the FPGA SPI configuration port. Some of the signals are available on the module connector, allowing the user to program the QSPI flash from an external master.

Please refer to Section 3 for details on programming the flash memory.

Warning!

Special care must be taken when connecting the QSPI flash signals on the base board. Long traces or high capacitance may disturb the data communication between the SoC and the flash device.

2.16.3 QSPI Flash Corruption Risk

There have been cases in which it was observed that the content of the flash device got corrupted. According to Cypress, this issue is caused by power loss during the Write Register (WRR) command. The most common reason to use the WRR command is to turn the QUAD bit ON or OFF - this operation takes place usually at the beginning of the boot process. If required, the bootloader code can be adjusted to set the QUAD bit to a fixed value, without invoking this command during boot.

For additional information on this issue, please refer to the Cypress documentation and forum discussions [25], [26].

2.17 SD Card

An SD card can be connected to the HPS_GPIOs available on the module connector. This allows the Mercury SA1 SoC module to boot from the SD card, as well as data access after booting. Information on SD card boot is available in Section 3.7.

Starting with revision 3 modules, access to the SD card is conditioned by the state of EMMC_EN# signal (eMMC flash enable).

Please note that external pull-ups are needed for SD card operation. Depending on the selected voltage for VCC_CFG_HPS_B3A_B8A, a level shifter to 3.3 V may be required (some level shifters also have built-in pull-ups).

2.17.1 Signal Description

| HPS Pin | SD Card Signal | Connector Pin |
|---------|----------------|---------------|
| 36 | CMD | A-93 |
| 38 | D0 | A-95 |
| 39 | D1 | A-97 |
| 45 | CLK | A-91 |
| 46 | D2 | A-101 |
| 47 | D3 | A-103 |

Table 23: SD Card Signals

2.18 eMMC Flash

Starting with revision 3, an eMMC flash is equipped on the module. This can be used to boot the HPS, and to store the FPGA bitstream, ARM application code and other user data.

2.18.1 eMMC Flash Type

Table 24 describes the memory availability and configuration on the Mercury SA1 SoC module.

| Flash Type | Size | Manufacturer |
|-------------------|-------|--------------|
| H26M52208FPRI | 16 GB | SK Hynix |
| EMMC16G-W525-X01U | 16 GB | Kingston |
| EMMC16G-IB29-PZ90 | 16 GB | Kingston |

Table 24: eMMC Flash Type

Warning!

Other flash memory devices may be equipped in future revisions of the Mercury SA1 SoC module. Please check the user manual regularly for updates. Any parts with different speeds and temperature ranges that fulfill the requirements for the module variant may be used.

2.18.2 Signal Description

The eMMC flash signals are connected to the HPS pins 36, 38-39, 45-47. The data and command pins are shared between eMMC and SD card interfaces. The eMMC flash clock is interrupted when the eMMC flash enable signal, EMMC_EN#, is inactive (for example, when booting from SD card).

The clock signal is equipped with a 10 k Ω pull-up resistor. The command signal has a 4.7 k Ω pull-up resistor to VCC_CFG_HPS_B3A_B8A and the data lines have 47 k Ω pull-up resistors to VCC_CFG_HPS_B3A_B8A.

For eMMC flash support VCC_CFG_HPS_B3A_B8A must be either 1.8 V or 3.3 V.

2.19 Gigabit Ethernet

A 10/100/1000 Mbit Ethernet PHY is available on the Mercury SA1 SoC module, connected to the HPS via RGMII interface.

2.19.1 Ethernet PHY Type

Table 25 describes the equipped Ethernet PHY device type on the Mercury SA1 SoC module.

| PHY Type | Manufacturer | Type |
|------------|--------------------|------------------|
| KSZ9031RNX | Microchip (Micrel) | 10/100/1000 Mbit |

Table 25: Gigabit Ethernet PHY Type

2.19.2 Signal Description

The RGMII interface is connected to HPS pins for use with the hard macro MAC. The reset pin has a pull-down resistor and needs to be driven high to release the PHY from reset. A detailed list of the HPS connections is found in Section 2.9.7.

2.19.3 External Connectivity

The Ethernet signal lines can be connected directly to the magnetics. Please refer to the Enclustra Module Pin Connection Guidelines [10] for details regarding the connection of Ethernet signals.

2.19.4 MDIO Address

The MDIO address assigned to the Gigabit Ethernet PHY is 3. The MDIO interface is connected to the HPS pins 20-21.

2.19.5 PHY Configuration

The configuration of the Ethernet PHY is bootstrapped when the PHY is released from reset. Make sure all I/Os on the RGMII interface are initialized and all pull-up or pull-down resistors are disabled at that moment.

The bootstrap options of the Ethernet PHY are set as indicated in Table 26.

Please note that the RGMII delays in the Ethernet PHY need to be configured before the Ethernet interface can be used. This is done in the patch for the Preloader (SPL) provided in the Mercury SA1 SoC module reference design [2].

| Pin | Signal Value | Description |
|------------|--------------|---|
| MODE[3-0] | 1110 | RGMII mode: advertise all capabilities (10/100/1000, half/full duplex) except 1000Base-T half duplex. |
| PHYAD[2-0] | 011 | MDIO address 3 |
| Clk125_EN | 0 | 125 MHz clock output disabled |
| LED_MODE | 1 | Single LED mode |
| LED1/LED2 | 1 | Active-low LEDs |

Table 26: Gigabit Ethernet PHY Configuration

For the Ethernet PHY configuration via the MDIO interface, the MDC clock frequency must not exceed 1 MHz.

2.20 USB 2.0

The Mercury SA1 SoC module has an on-board USB 2.0 PHY connected to the SoC device. The USB interface can be configured for USB host, USB device and USB On-The-Go (host and device capable) operations.

2.20.1 USB PHY Type

Table 27 describes the equipped USB PHY device type on the Mercury SA1 SoC module.

| PHY Type | Manufacturer | Type |
|----------|--------------|-------------|
| USB3320C | Microchip | USB 2.0 PHY |

Table 27: USB 2.0 PHY Type

2.20.2 Signal Description

The ULPI interface is connected to HPS pins for use with the integrated USB controller. The USB reset has a pull-down resistor and needs to be driven high to release the PHY from reset.

A detailed list of the HPS connections is found in Section 2.9.7.

2.21 Real-Time Clock (RTC)

A real-time clock is connected to the I2C bus. The RTC features a battery-buffered 128 bytes user SRAM and a temperature sensor. See Section 4 for details on the I2C bus on the Mercury SA1 SoC module.

VBAT pin of the RTC is connected to VCC_BAT on the module connector, and can be connected directly to a 3 V battery. Please refer to the Enclustra Module Pin Connection Guidelines [10] for details.

Note that the frequency output mode of the RTC must be disabled when using I2C interrupt system. Otherwise, I2C_INT# is periodically pulled down by the RTC. The disabling of this function can be done by setting bits [3:0] of the RTC register 8 to logic low.

2.21.1 RTC Type

Table 28 describes the equipped RTC device type on the Mercury SA1 SoC module.

| Type | Manufacturer |
|--------------|--------------|
| ISL12020MIRZ | Intersil |

Table 28: RTC Type

An example demonstrating how to use the RTC is included in the Mercury SA1 SoC module reference design [2].

2.22 Secure EEPROM

The secure EEPROM is used to store the module type and serial number, as well as the Ethernet MAC address and other information. It is connected to the I2C bus.

The secure EEPROM must not be used to store user data.

Please refer to Section 4.4 for details on the content of the EEPROM.

2.22.1 EEPROM Type

Table 29 describes the equipped EEPROM device type on the Mercury SA1 SoC module.

| Type | Manufacturer |
|-------------------------------------|--------------|
| DS28CN01 (default) | Maxim |
| ATSHA204A-MAHDA-T (assembly option) | Atmel |

Table 29: EEPROM Type

An example demonstrating how to read data from the EEPROM is included in the Mercury SA1 SoC module reference design [2].

3 Device Configuration

3.1 Configuration Signals

Table 30 describes the most important configuration pins.

| Signal Name | FPGA Pin | HPS Pin | QSPI Flash Pin | Module Connector Pin | Comments |
|---------------|--------------|----------|----------------------|----------------------------|---------------------------------------|
| FLASH_CLK | DCLK | GPIO 34 | CLK | A-118 | 4.7 kΩ pull-up to VCC_CFG_HPS_B3A_B8A |
| FLASH_CS# | CSO# | GPIO 33 | CS# | A-116 | Depending on the boot mode |
| FLASH_DI | ASDATA0_ASDO | GPIO 29 | SI/IO0 | A-114 | 4.7 kΩ pull-up to VCC_CFG_HPS_B3A_B8A |
| FLASH_DO | ASDATA1 | GPIO 30 | SO/IO1 | A-122 | 9.4 kΩ pull-up to VCC_CFG_HPS_B3A_B8A |
| FLASH_IO2 | ASDATA2 | GPIO 31 | IO2 | - | - |
| FLASH_IO3 | ASDATA3 | GPIO 32 | IO3 | - | - |
| HPS_RST# | - | HPS_RST# | - | A-124 | 4.7 kΩ pull-up to VCC_CFG_HPS_B3A_B8A |
| HPS_POR# | CONFIG# | HPS_POR# | RESET# | A-132 | 4.7 kΩ pull-up to VCC_CFG_HPS_B3A_B8A |
| FPGA_CONFDONE | CONFDONE | - | - | A-130 | 1 kΩ pull-up to VCC_CFG_HPS_B3A_B8A |
| BOOT_MODE0 | - | GPIO 40 | - | A-126 | 4.7 kΩ pull-up to VCC_CFG_HPS_B3A_B8A |
| BOOT_MODE1 | - | GPIO 42 | - | A-112 | 4.7 kΩ pull-up to VCC_CFG_HPS_B3A_B8A |

Table 30: FPGA and HPS Configuration Pins

Warning!

All configuration signals except for BOOT_MODE must be high impedance as soon as the device is released from reset. Violating this rule may damage the equipped SoC device, as well as other devices on the Mercury SA1 SoC module.

HPS and FPGA Configuration Pins

The BSEL and CSEL pins determine in which memory interface is the boot loader stored and how to clock the interface; details on BSEL and CSEL pins when using the HPS boot are available in the Booting and Configuration Introduction document [20]. The MSEL pins, which are used to select an FPGA configuration scheme, are described in the Cyclone V Device Handbook [19].

3.2 Boot Mode

The BOOT_MODE signals determine whether the SoC device boots from the QSPI flash or from an SD card connected to the SD pins on the HPS bank.

Starting with revision 3, booting from eMMC flash is supported. The eMMC flash clock is interrupted when the eMMC flash enable signal, EMMC_EN#, is inactive (for example, when booting from SD card). When booting from the QSPI flash, it is possible to access either the SD card or the eMMC flash, depending on the EMMC_EN# signal.

EMMC_EN# signal is driven by the boot mode signals. This signal is also mapped to HPS pin 53 and can be toggled to switch between eMMC and SD card interfaces, provided that the SDIO devices are not used at the moment of switching (for example for the filesystem).




Figure 11: Boot Modes - eMMC Flash available starting with Revision 3

Table 31 describes the available boot modes and the corresponding boot mode signals.

| BOOT_ MODE1 | BOOT_ MODE0 | EMMC_EN# | HPS boot | FPGA boot | MSEL[4:0] | CSEL[1:0] | BSEL[2:0] |
|----------------|----------------|----------|-----------|-------------------|-----------|-----------|------------------|
| 0 | 0 | 0 | from FPGA | passive serial | 10000 | 00 | 001 |
| 0 | 1 | 0 | eMMC | from HPS | 00010 | 00 | 10X ⁵ |
| 1 | 0 | 1 | QSPI | from HPS | 00010 | 00 | 11X ⁵ |
| 1 | 1 | 1 | SDIO | from HPS | 00010 | 00 | 10X ⁵ |

Table 31: Boot Modes

Please note that the passive serial mode is not supported on the Mercury SA1 SoC module nor has it been tested on Enclustra side.

3.3 JTAG

The FPGA and the HPS JTAG interfaces are connected into one single chain available on the module connector. If required for a third-party ARM debugger, the HPS JTAG interface may be routed to an optional JTAG connector (J1000) on the Mercury SA1 SoC module.

The SoC device and the QSPI flash can be configured via JTAG using Intel tools.

The Mercury SA1 SoC module is compatible with Intel FPGA download cable (Blaster) I and II. Terasic USB Blaster is compatible with the module, provided that the VCC_CFG_HPS_B3A_B8A is in the 2.5 V - 3.3 V voltage range.

When the VCC_CFG_HPS_B3A_B8A is set to 1.8 V, the JTAG interface is functional only if the JTAG clock frequency is lowered. This is an intermittent timing issue that affects certain modules and which is planned to be fixed in future revisions of the module.

By default, the JTAG clock frequency is set to 24 MHz; to lower the frequency (for example to 16 MHz), the following command can be used in the SoCEDs console:

```
jtagconfig --setparam 1 JtagClock 16M
```

3.3.1 JTAG on Module Connector

| Signal Name | Module Connector Pin | Resistor |
|-------------|----------------------|---------------------------------------|
| JTAG_TCK | A-123 | 4.7 kΩ pull-down |
| JTAG_TMS | A-119 | 4.7 kΩ pull-up to VCC_CFG_HPS_B3A_B8A |
| JTAG_TDI | A-117 | 4.7 kΩ pull-up to VCC_CFG_HPS_B3A_B8A |
| JTAG_TDO | A-121 | - |

Table 32: JTAG Interface

⁵BSEL[0] depends on the VCC_CFG_HPS_B3A_B8A voltage: it is set to 0 for 1.8 V and 1 for 2.5-3.3 V

3.3.2 HPS JTAG Connector

Figure 12 presents the pinout of the HPS JTAG connector. To enable the HPS JTAG port on J1000, JTAG_PRESENT# (pin 9) must be pulled low. J1000 connector is not equipped in the standard configuration. If needed, a 10-pin 1.27 mm pinheader (e.g. Sullins GRPB052VWQS-RC) can be mounted.

In order to enable the return clock path for the HPS JTAG debug connector, pins 4 and 7 of J1000 must be connected together, by mounting the R1107 resistor as displayed in the Figure 12 (please note that this connection is incorrectly made on revision 2 modules). On revision 1 modules the return clock path connection is done by default (no resistor present on this signal line).




Figure 12: HPS JTAG Connector

3.3.3 External Connectivity

JTAG signals can be connected directly on the base board to a JTAG connector. No pull-up/pull-down resistors are necessary. The VCC pin of the programmer must be connected to VCC_CFG_HPS_B3A_B8A.

It is recommended to add 22 Ω series termination resistors between the module and the JTAG header, close to the source. Please refer to the Enclustra Module Pin Connection Guidelines for details on JTAG interface.

3.4 Passive Serial Configuration

In the passive serial configuration mode the FPGA bitstream is programmed from an external source into the SPI port of the FPGA. The HPS is configured afterwards via HPS2FPGA bridge. For more information, please refer to the Cyclone V datasheet [18].

3.5 eMMC Boot Mode

In the eMMC boot mode, the HPS boots from the eMMC flash located on the module and configures the FPGA logic from the HPS. The HPS configuration and the FPGA bitstream need to be stored in a boot image. For more information, please refer to the Cyclone V datasheet [18].

3.6 QSPI Boot Mode

In the QSPI boot mode, the HPS boots from the QSPI flash and configures the FPGA logic from the HPS. The HPS configuration and the FPGA bitstream need to be stored in a boot image. For more information, please refer to the Cyclone V datasheet [18].

When booting from the QSPI flash, it is possible to access either the SD card or the eMMC flash, depending on the EMMC_EN# signal.

3.7 SD Card Boot Mode

In the SD card boot mode, the HPS boots from the SD card located on the base board and configures the FPGA logic from the HPS. The HPS configuration and the FPGA bitstream need to be stored in a boot image. For more information, please refer to the Cyclone V datasheet [18].

3.8 eMMC Flash Programming

The eMMC flash can be formatted and/or programmed in u-boot or Linux, like a regular SD card. The boot image or independent partition files can be transmitted via Ethernet or copied from another storage device.

3.9 QSPI Flash Programming via JTAG

The Intel Quartus software offers QSPI flash programming support via JTAG. For more information, please refer to the Quartus user manual [22].

The process of programming the QSPI flash via JTAG using “quartus_hps” tool can take up to 30 minutes.

3.10 QSPI Flash Programming from an External SPI Master

The signals of the QSPI flash are directly connected to the module connector for flash access. As the flash signals are connected to the SoC device as well, the SoC device pins must be tri-stated while accessing the QSPI flash directly from an external device.

This is ensured by pulling the HPS_RST# signal to GND followed by a pulse on HPS_POR#, which puts the SoC device into reset state and tri-states all I/O pins. HPS_RST# must be low when HPS_POR# is released and kept low until the flash programming has finished. Afterwards, all SPI lines and HPS_RST# must be tri-stated and another reset impulse must be applied to HPS_POR#.

Figure 13 shows the signal diagrams corresponding to flash programming from an external master.




Figure 13: QSPI Flash Programming from an External SPI Master - Signal Diagrams

Warning!

Accessing the QSPI flash directly without putting the SoC device into reset may damage the equipped SoC device, as well as other devices on the Mercury SA1 SoC module.

3.11 Enclustra Module Configuration Tool

In combination with an Enclustra base board, the QSPI flash can be programmed using the Enclustra Module Configuration Tool (MCT) [16].

4 I2C Communication

4.1 Overview

The I2C bus on the Mercury SA1 SoC module is connected to the SoC device, EEPROM and RTC, and is available on the module connector. This allows external devices to read the module type and to connect more devices to the I2C bus.

Please note that the RTC must be configured correctly to use I2C interrupts - for details, refer to Section 2.21.

The I2C clock frequency should not exceed 400 kHz.

Warning!

Maximum I2C speed may be limited by the routing path and additional loads on the base board.

Warning!

If the I2C traces on the base board are very long, 100 Ω series resistors should be added between module and I2C device on the base board.

4.2 Signal Description

Table 33 describes the signals of the I2C interface. All signals have on-board pull-up resistors to VCC_3V3.

All signals must be connected to open collector outputs and must not be driven high from any source. I2C_INT# is an input to the SoC and must not be driven from the SoC device.

Level shifters are used between the I2C bus and the HPS pins, to allow I/O voltages lower than 3.3 V.

| Signal Name | SoC Pin | Connector Pin | Resistor |
|-------------|------------|---------------|-------------------------|
| I2C_SDA | HPS_GPIO55 | A-113 | 2.35 k Ω pull-up |
| I2C_SCL | HPS_GPIO56 | A-111 | 2.35 k Ω pull-up |
| I2C_INT# | HPS_GPIO54 | A-115 | 4.7 k Ω pull-up |

Table 33: I2C Signal Description

4.3 I2C Address Map

Table 34 describes the addresses for several devices connected on I2C bus.

| Address (7-bit) | Description |
|-----------------|--|
| 0x5C | Secure EEPROM |
| 0x64 | Secure EEPROM (assembly option, refer to Section 2.22) |
| 0x57 | RTC user SRAM |
| 0x6F | RTC registers |

Table 34: I2C Addresses

4.4 Secure EEPROM

The secure EEPROM is used to store the module serial number and configuration. In the future, the EEPROM will be used for copy protection and licensing features. Please contact us for further information.

An example demonstrating how to read the module information from the EEPROM memory is included in the Mercury SA1 SoC module reference design.

Warning!

The secure EEPROM is for Enclustra use only. Any attempt to write data to the secure EEPROM causes the warranty to be rendered void.

4.4.1 Memory Map

| Address | Length (bits) | Description |
|---------|---------------|--|
| 0x00 | 32 | Module serial number |
| 0x04 | 32 | Module product information |
| 0x08 | 40 | Module configuration |
| 0x0D | 24 | Reserved |
| 0x10 | 48 | Ethernet MAC address |
| 0x16 | 48 | Reserved |
| 0x1C | 32 | Checksum (only for DS28CN01 EEPROM type) |

Table 35: EEPROM Sector 0 Memory Map

Module Serial Number

The module serial number is a unique 32-bit number that identifies the module. It is stored using big-endian byte order (MSB on the lowest address).

Module Product Information

This field indicates the type of module and hardware revision.

| Module | Product Family | Reserved | Revision | Product Information |
|------------------------|----------------|----------|----------|---------------------|
| Mercury SA1 SoC module | 0x0326 | 0x[XX] | 0x[YY] | 0x0326 [XX][YY] |

Table 36: Product Information

Module Configuration

| Addr. | Bits | Comment | Min. Value | Max. Value | Comment |
|-------|------|-----------------------------------|-------------------|----------------------|-------------------------------|
| 0x08 | 7-4 | SoC Type | 0 | 2 | See SoC type table (Table 38) |
| | 3-0 | SoC device speed grade | 6 | 8 | |
| 0x09 | 7 | Temperature range | 0 (Commercial) | 1 (Industrial) | |
| | 6 | Power grade | 0 (Normal) | 1 (Low Power) | |
| | 5-4 | Ethernet port count | 0 | 1 | |
| | 3 | Ethernet speed | 0 (Fast Ethernet) | 1 (Gigabit Ethernet) | |
| | 2 | RTC equipped | 0 | 1 | |
| | 1-0 | Reserved | - | - | |
| 0x0A | 7-2 | Reserved | - | - | |
| | 1-0 | USB 2.0 port count | 0 | 1 | |
| 0x0B | 7-4 | DDR3L RAM size (MB) | 0 (0 MB) | 10 (4 GB) | Resolution = 8 MB |
| | 3-0 | QSPI flash memory size (MB) | 0 (0 MB) | 7 (64 MB) | Resolution = 1 MB |
| 0x0C | 7-4 | Reserved | - | - | |
| | 3-0 | eMMC flash size (GB) ⁶ | 0 (0 GB) | 5 (16 GB) | Resolution = 1 GB |

Table 37: Module Configuration

The memory sizes are defined as $\text{Resolution} \times 2^{(\text{Value}-1)}$ (e.g. DRAM=0: not equipped, DRAM=1: 8 MB, DRAM=2: 16 MB, DRAM=3: 32 MB, etc).

Table 38 shows the available SoC types.

| Value | SoC Device Type |
|-------|-----------------|
| 0 | 5CSEBA2U23 |
| 1 | 5CSXFC5C6U23 |
| 2 | 5CSXFC6C6U23 |

Table 38: SoC Device Types

⁶Property introduced starting with revision 3 modules, which are equipped with an eMMC flash. For older revisions, a value of 0 is programmed to the EEPROM.

Ethernet MAC Address

The Ethernet MAC address is stored using big-endian byte order (MSB on the lowest address). Each module is assigned two sequential MAC addresses; only the lower one is stored in the EEPROM.

5 Operating Conditions

5.1 Absolute Maximum Ratings

Table 39 indicates the absolute maximum ratings for Mercury SA1 SoC module. The values given are for reference only; for details please refer to the Cyclone V Datasheet [18].

| Symbol | Description | Rating | Unit |
|---------------------------|---|------------------------|------|
| VCC_MOD | Supply voltage relative to GND | -0.5 to 16 | V |
| VCC_BAT | Supply voltage for the RTC and encryption key storage | -0.3 to 3.6 | V |
| VCC_IO_[x] VCC_CFG_[x] | Output drivers supply voltage relative to GND | -0.5 to 3.6 | V |
| V_IO | I/O input voltage relative to GND | -0.5 to $V_{CCIO}+0.5$ | V |
| Temperature | Temperature range for commercial modules (C)* | 0 to +70 | °C |
| | Temperature range for industrial modules (I)* | -40 to +85 | °C |

Table 39: Absolute Maximum Ratings

5.2 Recommended Operating Conditions

Table 40 indicates the recommended operating conditions for Mercury SA1 SoC module. The values given are for reference only; for details please refer to the Cyclone V Datasheet [18].

| Symbol | Description | Rating | Unit |
|---------------------------|---|------------------------|------|
| VCC_MOD | Supply voltage relative to GND | 4.75 to 15.75 | V |
| VCC_BAT | Supply voltage for the RTC and encryption key storage | 2.0 to 3.45 | V |
| VCC_IO_[x] VCC_CFG_[x] | Output drivers supply voltage relative to GND | Refer to Section 2.9.5 | V |
| V_IO | I/O input voltage relative to GND | -0.2 to $V_{CCIO}+0.2$ | V |
| Temperature | Temperature range for commercial modules (C)* | 0 to +70 | °C |
| | Temperature range for industrial modules (I)* | -40 to +85 | °C |

Table 40: Recommended Operating Conditions

Warning!

* The components used on the hardware are specified for the relevant temperature range. The user must provide adequate cooling in order to keep the temperature of the components within the specified range.

6 Ordering and Support

6.1 Ordering

Please use the Enclustra online request/order form for ordering or requesting information:
<http://www.enclustra.com/en/order/>

6.2 Support

Please follow the instructions on the Enclustra online support site:
<http://www.enclustra.com/en/support/>

List of Figures

| | | |
|----|---|----|
| 1 | Hardware Block Diagram | 9 |
| 2 | Product Code Fields | 10 |
| 3 | Module Label | 10 |
| 4 | Module Top View | 12 |
| 5 | Module Bottom View | 12 |
| 6 | Module Top Assembly Drawing | 13 |
| 7 | Module Bottom Assembly Drawing | 13 |
| 8 | Module Footprint - Top View | 14 |
| 9 | Pin Numbering for the Module Connector | 16 |
| 10 | Power-Up Sequence - VCC_IO in Relation with PWR_GOOD and PWR_EN Signals | 21 |
| 11 | Boot Modes - eMMC Flash available starting with Revision 3 | 36 |
| 12 | HPS JTAG Connector | 38 |
| 13 | QSPI Flash Programming from an External SPI Master - Signal Diagrams | 40 |

List of Tables

| | | |
|----|--------------------------------------|----|
| 1 | Standard Module Configurations | 10 |
| 2 | Article Numbers and Article Codes | 11 |
| 3 | Mechanical Data | 15 |
| 4 | Module Connector Types | 15 |
| 5 | User I/Os | 17 |
| 6 | I/O Pin Exceptions | 18 |
| 7 | I/O Banks | 19 |
| 8 | VCC_IO Pins | 20 |
| 9 | HPS Pin Connections | 22 |
| 10 | Generated Power Supplies | 23 |
| 11 | Module Power Status and Control Pins | 24 |
| 12 | Voltage Supply Inputs | 24 |
| 13 | Voltage Supply Outputs | 25 |
| 14 | Heat Sink Type | 25 |
| 15 | Voltage Monitoring Outputs | 26 |
| 16 | Module Clock Resources | 27 |
| 17 | Reset Resources | 27 |
| 18 | LEDs | 27 |
| 19 | DDR3L SDRAM Types | 28 |
| 20 | DDR3L SDRAM Parameters | 29 |
| 21 | DDR3L Board Timing | 29 |
| 22 | QSPI Flash Type | 30 |
| 23 | SD Card Signals | 31 |
| 24 | eMMC Flash Type | 31 |
| 25 | Gigabit Ethernet PHY Type | 32 |
| 26 | Gigabit Ethernet PHY Configuration | 33 |
| 27 | USB 2.0 PHY Type | 33 |
| 28 | RTC Type | 34 |
| 29 | EEPROM Type | 34 |
| 30 | FPGA and HPS Configuration Pins | 35 |
| 31 | Boot Modes | 37 |
| 32 | JTAG Interface | 37 |
| 33 | I2C Signal Description | 41 |
| 34 | I2C Addresses | 42 |
| 35 | EEPROM Sector 0 Memory Map | 42 |
| 36 | Product Information | 43 |
| 37 | Module Configuration | 43 |
| 38 | SoC Device Types | 43 |

| | | |
|----|--|----|
| 39 | Absolute Maximum Ratings | 45 |
| 40 | Recommended Operating Conditions | 45 |

References

- [1] Enclustra General Business Conditions
<http://www.enclustra.com/en/products/gbc/>
- [2] Mercury SA1 SoC Module Reference Design
→ Ask Enclustra for details
- [3] Mercury SA1 SoC Module IO Net Length Excel Sheet
→ Ask Enclustra for details
- [4] Mercury SA1 SoC Module FPGA Pinout Excel Sheet
→ Ask Enclustra for details
- [5] Mercury SA1 SoC Module User Schematics
→ Ask Enclustra for details
- [6] Mercury SA1 SoC Module Known Issues and Changes
→ Ask Enclustra for details
- [7] Mercury SA1 SoC Module Footprint
→ Ask Enclustra for details
- [8] Mercury SA1 SoC Module 3D Model (PDF)
→ Ask Enclustra for details
- [9] Mercury SA1 SoC Module STEP 3D Model
→ Ask Enclustra for details
- [10] Mercury Mars Module Pin Connection Guidelines
→ Ask Enclustra for details
- [11] Enclustra Mercury Master Pinout
→ Ask Enclustra for details
- [12] Hirose FX10 Series Product Website
<http://www.hirose-connectors.com/>
- [13] Mercury+ PE1 User Manual
→ Ask Enclustra for details
- [14] Enclustra Build Environment
→ Ask Enclustra for details
- [15] Enclustra Build Environment How-To Guide
→ Ask Enclustra for details
- [16] Enclustra Module Configuration Tool
<http://www.enclustra.com/en/products/tools/module-configuration-tool/>
- [17] Mercury Heatsink Application Note
→ Ask Enclustra for details
- [18] Cyclone V Device Datasheet, CV-51002, Altera, 2015
- [19] Cyclone V Device Handbook, CV-52007, Altera, 2015
- [20] Booting and Configuration Introduction, CV-5400a, Altera, 2014
- [21] Altera Device Package Information, 672-Pin UBGA, 04R-00437-3.0, Altera, 2014
- [22] Quartus Prime Standard Edition Handbook Volume 1, QPS5V1, Altera, 2016
- [23] Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide, UG-01101, Altera, 2015
- [24] Altera Device Package Information 04r00437-02.pdf
- [25] Power Loss During the Write Register (WRR) Operation in Serial NOR Flash Devices – KBA221246, Cypress, 2017
<https://community.cypress.com/docs/D0C-13833>
- [26] Forum Discussion “S25FL512S Recovery after Block Protection”, Cypress, 2017
<https://community.cypress.com/thread/31856>