

SRAM NV Controller With Reset

Features

- ➤ Power monitoring and switching for nonvolatile control of SRAMs
- ➤ Write-protect control
- ➤ Input decoder allows control of up to 2 banks of SRAM
- ➤ 3-volt primary cell input
- ➤ 3-volt rechargeable battery input/output
- ➤ Reset output for system power-on reset
- ➤ Less than 10ns chip enable propagation delay
- ➤ 5% or 10% supply operation

General Description

The CMOS bq2202 SRAM Nonvolatile Controller With Reset provides all the necessary functions for converting one or two banks of standard CMOS SRAM into nonvolatile read/write memory.

A precision comparator monitors the 5V VCC input for an out-of-tolerance condition. When out-of-tolerance is detected, the two conditioned chip-enable outputs are forced inactive to write-protect both banks of SRAM.

Power for the external SRAMs is switched from the V_{CC} supply to the battery-backup supply as V_{CC} decays. On a subsequent power-up, the V_{OUT} supply is automatically switched from the backup supply to the V_{CC} supply. The external SRAMs are write-protected until a power-valid condition exists. The reset output provides power-fail and power-on resets for the system.

During power-valid operation, the input decoder selects one of two banks of SRAM.

Pin Connections

	· · · · ·	
Vout [1 1	6 Vcc
ВСР [2 1	5 BCS
NC [3 1	4 T CE
Α	4 1	3 TECON1
NC [5 1	⊋ ☐ ŒCON2
NC [6 1	I NC
тнѕ 🗌	7 :	o ☐ AST
vss □	8	9 D NC
16-Pri	n Narrow DIP	or SOIC
		9N280201.eps

Pin Names

$\mathbf{v}_{\mathrm{out}}$	Supply output
RST	Reset output
THS	Threshold select input
CĒ	Chip enable active low input
CECON1.	Conditioned chip enable outputs
A	Bank select input
BC_P	3V backup supply input
BC_S	3V rechargeable backup supply input/output
NC	No connect
V_{CC}	+5 volt supply input
V_{SS}	Ground

Functional Description

Two banks of CMOS static RAM can be battery-backed using the VOUT and conditioned chip-enable output pins from the bq2202. As the voltage input VCC slews down during a power failure, the two conditioned chip enable outputs, \overline{CE}_{CON1} and \overline{CE}_{CON2} , are forced inactive independent of the chip enable input \overline{CE} .

This activity unconditionally write-protects external SRAM as V_{CC} falls to an out-of-tolerance threshold V_{PFD}. V_{PFD} is selected by the threshold select input pin, THS. If THS is tied to V_{SS}, the power-fail detection occurs at 4.62V typical for 5% supply operation.

If THS is tied to V_{CC} , power-fail detection occurs at 4.37V typical for 10% supply operation. The THS pin must be tied to V_{SS} or V_{CC} for proper operation.

If a memory access is in process to any of the two external banks of SRAM during power-fail detection, that memory cycle continues to completion before the memory is write-protected. If the memory cycle is not terminated within time twpt (150µsec maximum), the two chip enable outputs are unconditionally driven high, write-protecting the controlled SRAMs.

As the supply continues to fall past VPFD, an internal switching device forces VOUT to the internal backup energy source. CECON1 and CECON2 are held high by the VOUT energy source.

During power-up, V_{OUT} is switched back to the 5V supply as V_{CC} rises above the backup cell input voltage sourcing V_{OUT} . Outputs \overline{CE}_{CON1} and \overline{CE}_{CON2} are held inactive for time t_{CER} (120ms maximum) after the power supply has reached V_{PFD} , independent of the \overline{CE} input, to allow for processor stabilization.

During power-valid operation, the $\overline{\text{CE}}$ input is passed through to one of the two $\overline{\text{CE}}_{\text{CON}}$ outputs with a propagation delay of less than 10ns. The $\overline{\text{CE}}$ input is output on one of the two $\overline{\text{CE}}_{\text{CON}}$ output pins; depending on the level of bank select input A, as shown in the Truth Table

Bank select input A is usually tied to a high-order address pin so that a large nonvolatile memory can be designed using lower-density memory devices. Nonvolatility and decoding are achieved by hardware hookup as shown in Figure 1.

The reset output (RST) goes active within tppd (150µsec maximum) after Vppd, and remains active for a minimum of 40ms (120ms maximum) after power returns valid. The RST output can be used as the power-on reset for a microprocessor. Access to the external RAM may begin when RST returns inactive.

Energy Cell Inputs—BCP, BCS

Two backup energy source inputs are provided on the bq2202—a primary cell BCp and a secondary cell BCs. The primary cell input is designed to accept any 3V primary battery (non-rechargeable), typically some type of lithium chemistry. If a primary cell is not to be used, the BCp pin should be grounded. The secondary cell input BCs is designed to accept constant-voltage current-limited rechargeable cells.

During normal 5V power valid operation, 3.3V is output on the BCs pin and is current-limited internally.




Figure 2. Hardware Hookup (5% Supply Operation)

If a secondary cell is not to be used, the BCs pin must be tied directly to Vss. If both inputs are used, during power failure the Vout and $\overline{\text{CE}}_{\text{CON}}$ outputs are forced high by the secondary cell so long as it is greater than 2.5V. Only the secondary cell is loaded by the data retention current of the SRAM until the voltage at the BCs pin falls below 2.5V. When and if the voltage at BCs falls below 2.5V, an internal isolation switch automatically transfers the load from the secondary cell to the primary cell.

To prevent battery drain when there is no valid data to retain, VOUT, CECON1, and CECON2 are internally isolated from BCP and BCS by either:

- Initial connection of a battery to BCP or BCS or
- Presentation of an isolation signal on \overline{CE} .

A valid isolation signal requires \overline{CE} low as V_{CC} crosses both VPFD and VSO during a power-down. See Figure 2. Between these two points in time, \overline{CE} must be brought to V_{CC} * (0.48 to 0.52) and held for at least 700ns. The isolation signal is invalid if \overline{CE} exceeds V_{CC} * 0.54 at any point between V_{CC} crossing VPFD and V_{SO} .

The battery is connected to Vout, $\overline{\text{CE}}_{\text{CON1}}$, and $\overline{\text{CE}}_{\text{CON2}}$ immediately on subsequent application and removal of Vcc.




Figure 2. Battery Isolation Signal

Truth Table

	out	Output		
CE	A	CECON1	CE _{CON2}	
Н	X	Н	Н	
L	L	L	Н	
L	Н	Н	L	

Absolute Maximum Ratings

Symbol	Parameter	Value	Unit	Conditions
v_{cc}	DC voltage applied on V _{CC} relative to V _{SS}	-0.3 to +7.0	v	
V_{T}	DC voltage applied on any pin excluding $V_{\rm CC}$ relative to $V_{\rm SS}$	-0.3 to +7.0	v	$V_T \le V_{CC} + 0.3$
TOPR Operating temperature		0 to +70	°C	Commercial
	Operating temperature	-40 to +85	°C	Industrial "N"
TSTG	Storage temperature	-55 to +125	$^{\circ}\mathrm{C}$	
TBIAS	Temperature under bias	-40 to +85	°C	
TSOLDER	Soldering temperature	260	°C	For 10 seconds
IOUT	VOUT current	200	mA	

Note:

Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

Recommended DC Operating Conditions (TA = TOPR)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
		4.75	5.0	5.5	V	THS = VSS
V _C C	Supply voltage	4.50	5.0	5.5	V	$THS = V_{CC}$
V _{BCP}		2.0		4.0		
V _{BCS}	Backup cell input voltage	2.5	-	4.0	V	V _{CC} < V _{BC}
V_{SS}	Supply voltage	0	0	0	V	
VIL	Input low voltage	-0.3		0.8	v	
V _{IH}	Input high voltage	2.2	-	V _{CC} + 0.3	V	
THS	Threshold select	-0.3	<u>-</u>	V _C C + 0.3	V	

Note:

Typical values indicate operation at $T_A = 25$ °C, $V_{CC} = 5V$ or V_{BC} .

DC Electrical Characteristics (TA = TOPR, VCC = 5V ± 10%)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
ILI	Input leakage current	-	-	± 1	μA	V _{IN} = V _{SS} to V _{CC}
v_{OH}	Output high voltage	2.4	-	-	v	I _{OH} = -2.0mA
Vонв	VOH, backup supply	V _{BC} - 0.3	_	-	v	$V_{BC} > V_{CC}$, $I_{OH} = -10\mu A$
VOL	Output low voltage	-	-	0.4	v	I _{OL} = 4.0mA
ICC	Operating supply current	•	3	6	mA	No load on VOUT, \overline{CE}_{CON1} , and \overline{CE}_{CON2}
		4.55	4.62	4.75	v	THS = V_{SS}
$\mathbf{V}_{\mathbf{PFD}}$	Power-fail detect voltage	4.30	4.37	4.50	V	$THS = V_{CC}$
V _{SO}	Supply switch-over voltage	-	V_{BC}		V	
ICCDR	Data-retention mode current	-	-	100	nA	No load on VOUT, CECON1, and CECON2
		V _{CC} - 0.2	-	-	V	V _{CC} > V _{BC} , I _{OUT} = 100mA
V _{OUT} 1	VOUT voltage	V _{CC} - 0.3	-	-	V	V _{CC} > V _{BC} , I _{OUT} = 160mA
V _{OUT2}	V _{OUT} voltage	V _{BC} - 0.2	_	-	V	$V_{\rm CC} < V_{\rm BC}$, $I_{\rm OUT} = 100 \mu A$
		-	V_{BCS}	-	V	V _{BCS} > 2.5V
V_{BC}	Active backup cell voltage	-	V _{BCP}	-	V	V _{BCS} < 2.5V
R _{BCS}	BCs charge output internal resistance	500	1000	1750	Ω	V _{BCSO} ≥3.0V
V _{BCSO}	BCs charge output voltage	3.0	3.3	3.6	v	$V_{CC} > V_{PFD}$, \overline{RST} inactive, full charge or no load
I _{OUT1}	Vour current	-	-	160	mA	$V_{\rm OUT} \ge V_{\rm CC} - 0.3V$
I _{OUT2}	Vour current	+	100	-	μA	$V_{OUT} \ge V_{BC} - 0.2V$

Note: Typical values indicate operation at $T_A = 25$ °C, $V_{CC} = 5V$ or V_{BC} .

Capacitance (TA = 25°C, F = 1MHz, VCC = 5.0V)

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
CIN	Input capacitance	-	-	8	pF	Input voltage = 0V
COUT	Output capacitance	-	-	10	pF	Output voltage = 0V

Note: This parameter is sampled and not 100% tested.

Sept. 1997 D 5/8

AC Test Conditions

Parameter	Test Conditions		
Input pulse levels	0V to 3.0V		
Input rise and fall times	õns		
Input and output timing reference levels	1.5V (unless otherwise specified)		
Output load (including scope and jig)	See Figure 3		





Figure 3. Output Load

Power-Fail Control (TA = TOPR)


Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
tpr	V _{CC} slew 4.75 to 4.25V	300	-		μs	
tFS	VCC slew 4.25 V to VSO	10	-		μs	
tPU	V _{CC} slew 4.25 to 4.75V	0	-	_	μs	
tCED	Chip-enable propagation delay	-	7	10	ns	
tCER	Chip-enable recovery time	tRR		tRR	ms	Time during which SRAM is write- protected after V _{CC} passes V _{PFD} on power-up
tRR	VPFD to \overline{RST} inactive	40	80	120	ms	$\frac{Time, after V_{CC} becomes valid, before}{RST is cleared}$
tAS	Input A set up to CE	0		-	ns	
twpr .	Write-protect time	$t_{ m R}$	-	tR	μs	Delay after V _{CC} slews down past V _{PFD} before SRAM is write-protected
tR	VPFD to RST active	40	100	150	μs	Delay <u>after VCC</u> slews down past VPFD before RST is active

Note: Typical values indicate operation at $T_A = 25$ °C, $V_{CC} = 5V$.


Power-Down Timing



Power-Up Timing



Address-Decode Timing



Sept. 1997 D

7/8

Data Sheet Revision History

Change No.	Page No.	Description	Nature of Change
1	2	Deleted last sentence	Clarification
1	5	V _{BCSO} BC _S charge output voltage	Was: 3.15 min, 3.3 typ, 3.45 max Is: 3.0 min, 3.3 typ, 3.6 max
2	5	Changed maximum charge output internal resistance (RBCS)	Was: 1500Ω Is: 1750Ω
3	1, 4, 5	10% supply operation	Was: THS tied to V _{OUT} Is: THS tied to V _{CC}

Note:

Change 1 = Dec. 1992 B changes from Sept. 1991 A. Change 2 = Nov. 1994 C changes from Dec. 1992 B. Change 3 = Sept. 1997 D changes from Nov. 1994 C.

Ordering Information

