



# LT1011, LT1011A VOLTAGE COMPARATORS

D3179, JANUARY 1989

- Low Input Offset Voltage . . . 1.5 or 0.5 mV Max
- Maximum Input Bias Current . . . 50 or 25 nA
- Low Input Offset Current . . . 4 or 3 nA Max
- Output Response Time . . . 250 ns Max
- Voltage Gain . . . 200 V/mV Min
- Output Current . . . 50 mA Source or Sink
- Differential Input Voltage . . .  $\pm 30$  V
- Can Operate from Single 5-V Supply
- Pin-Compatible with LM111 Series
- Designed to be Interchangeable with Linear Technology LT1011 and LT1011A



Pin 4 (L package) is in electrical contact with the case.

## description

The LT1011 and LT1011A are general-purpose comparators that are pin-compatible with the LM111. The LT1011A offers significantly better input characteristics than the LM111: four times lower bias current, six times lower offset voltage, and five times higher voltage gain. Additionally, the supply current is considerably lower than that of the LM111 with no loss in speed. The offset voltage temperature coefficient of the LT1011A is  $15 \mu\text{V}/^\circ\text{C}$ . The LT1011 and LT1011A are fully specified for dc parameters and output response time when operating from a single 5-V supply.

The LT1011 and LT1011A can be used in high-accuracy ( $\geq 12$ -bit) systems without trimming. The devices retain all the versatile features of the LM111 including single-supply operation (3 V to 36 V) or dual-supply operation ( $\pm 1.5$  V to  $\pm 18$  V) and a floating transistor output with 50-mA source or sink capability. The devices can drive loads that are referenced to ground, the negative supply, or the positive supply, and are specified up to 50 V between  $V_{CC-}$  and the collector output. A differential input voltage up to the full supply voltage is allowed, even with  $\pm 18$ -V supplies, enabling the inputs to be clamped to the supplies with simple diode clamps.

M-suffix devices are characterized for operation over the full military temperature range of  $-55^\circ\text{C}$  to  $125^\circ\text{C}$ . C-suffix devices are characterized for operation from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .

## symbol



## AVAILABLE OPTIONS

T <sub>A</sub>	V <sub>IO</sub> MAX at 25°C	PACKAGE		
		CERAMIC DIP (JG)	METAL CAN (L)	PLASTIC DIP (P)
0°C to 70°C	1.5 mV 0.5 mV	LT1011CJG LT1011ACJG	LT1011CL LT1011ACL	LT1011CP LT1011ACP
-55°C to 125°C	1.5 mV 0.5 mV	LT1011MJG LT1011AMJG	LT1011ML LT1011AML	

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

TEXAS  
INSTRUMENTS


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

3  
Voltage Comparators

# LT1011, LT1011A VOLTAGE COMPARATORS

schematic



Resistor values shown are nominal and in ohms.

**Voltage Comparators**



# LT1011, LT1011A VOLTAGE COMPARATORS

electrical characteristics,  $V_{CC\pm} = \pm 15\text{ V}$ ,  $V_{IC} = 0$ ,  $R_S = 0$ , pin 1 at  $V_{CC-}$ , output at pin 7 (unless otherwise noted)

PARAMETER	TEST CONDITIONS	$T_A^\dagger$	LT1011			LT1011A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{IO}$ Input offset voltage	$I_O = 1.5\text{ mA}$ , $V_O = 0$	25°C	0.6	1.5	0.3	0.5	mV		
		Full range	3			1			
	$R_S \leq 50\text{ k}\Omega$ , See Note 5	25°C	2			0.75			
		Full range	3			1.5			
$\alpha_{VIO}$ Average temperature coefficient of input offset voltage	See Note 6	Full range	4	25	4	15	$\mu\text{V}/^\circ\text{C}$		
$I_{IO}$ Input offset current	See Note 5	25°C	0.2	4	0.2	3	nA		
		Full range	8			5			
$I_{IB}$ Input bias current	$I_O = 1.5\text{ mA}$ , $V_O = 0$	25°C	-20	$\pm 50$	-15	$\pm 25$	nA		
		25°C	-25	$\pm 65$	-20	$\pm 35$			
	See Note 5	Full range	$\pm 80$			$\pm 50$			
$I_{IL(S)}$ Low-level strobe current (See Note 7)		25°C	-500			-500	$\mu\text{A}$		
$V_{ICR}$ Common-mode input voltage range		Full range	-14.5 to 13		-14.5 to 13		V		
$A_{VD}$ Large-signal differential voltage amplification	$R_L = 1\text{ k}\Omega$ to $V_{CC+}$ , $V_O = -10\text{ V}$ to $14.5\text{ V}$	25°C	200	500	200	500	V/mV		
$V_{OL}$ Low-level output voltage	$V_{ID} = -5\text{ mV}$ , $I_{OL} = 8\text{ mA}$ , Pin 1 at 0 V	Full range	0.4			0.4	V		
	$V_{ID} = -5\text{ mV}$ , $I_{OL} = 50\text{ mA}$ , Pin 1 at 0 V	Full range	1.5			1.5			
$I_{O(IK)}$ Output leakage current	$V_{ID} = 5\text{ mV}$ , Pin 1 at -15 V, $V_O = 35\text{ V}$ (25 V for LT1011C)	25°C	0.2	10	0.2	10	nA		
		Full range	500			500			
CMRR Common-mode rejection ratio	$V_{IC} = V_{ICR\text{ min}}$ , $R_S \leq 50\text{ k}\Omega$	25°C	90	115	94	115	dB		
$I_{CC+}$ Supply current from $V_{CC+}$		25°C	3.2	4	3.2	4	mA		
$I_{CC-}$ Supply current from $V_{CC-}$		25°C	-1.7	-2.5	-1.7	-2.5	mA		
$C_i$ Input capacitance		25°C	6			6	pF		

$^\dagger$  Full range is  $-55^\circ\text{C}$  to  $125^\circ\text{C}$  for the LT1011M and LT1011AM. Full range is  $0^\circ\text{C}$  to  $70^\circ\text{C}$  for the LT1011C and LT1011AC.

NOTES: 5. These specifications apply for single supply voltages from 5 V to 30 V and dual supply voltages from  $\pm 2.5\text{ V}$  to  $\pm 15\text{ V}$  for the entire input voltage range, and for both high and low output states. The high state is  $I_{OH} \geq 100\text{ }\mu\text{A}$  and  $V_O \geq (V_{CC+} - 1\text{ V})$ . The low state is  $I_{OL} \leq 8\text{ mA}$  and  $V_O \leq 0.8\text{ V}$ . Therefore, this specification defines a worst-case error band that includes effects due to common-mode signals, voltage gain, and output load.

6. Average temperature coefficient is calculated by dividing the offset voltage difference measured at minimum and maximum temperatures by the temperature difference.

7. This is the minimum current that must be drawn from the strobe to ensure that the output is off regardless of differential input voltage.

3

Voltage Comparators

# LT1011, LT1011A VOLTAGE COMPARATORS

**electrical characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = 0$ ,  $V_{IC} = 0$ ,  $R_S = 0$ , pin 1 at 0 V, output at pin 7 (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	$T_A$ †	LT1011			LT1011A			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
$V_{IO}$ Input offset voltage	$R_S \leq 50\text{ k}\Omega$ , See Note 5	25°C	2			0.75			mV
		Full range	3			1.5			
$I_{IO}$ Input offset current	See Note 8	25°C	0.2			0.2			nA
		Full range	6			5			
$I_{IB}$ Input bias current	See Note 8	25°C	25			20			nA
		Full range	80			50			
$I_{L(S)}$ Low-level strobe current (See Note 7)		25°C	-500			-500			$\mu\text{A}$
$V_{ICR}$ Common-mode input voltage range		Full range	0.5 to 3			0.5 to 3			V
$A_{VD}$ Large-signal differential voltage amplification	$R_L = 0.5\text{ k}\Omega$ to $V_{CC+}$ , $V_O = 0.5\text{ V}$ to $4.5\text{ V}$	25°C	50	300		50	300		V/mV
$V_{OL}$ Low-level output voltage	$V_{ID} = -5\text{ mV}$ , $I_{OL} = 8\text{ mA}$ $V_{ID} = -5\text{ mV}$ , $I_{OL} = 8\text{ mA}$	Full range	0.4			0.4			V
		Full range	1.5			1.5			
$I_O$ Output leakage current	$V_{ID} = 5\text{ mV}$ , $V_O = 50\text{ V}$ (40 V for LT1011C)	25°C	0.2			0.2			nA
		Full range	500			500			
$I_{CC+}$ Supply current from $V_{CC+}$		25°C	3.2			3.2			mA
$I_{CC-}$ Supply current from $V_{CC-}$		25°C	-1.7			-1.7			mA

† Full range is  $-55^\circ\text{C}$  to  $125^\circ\text{C}$  for the LT1011M and LT1011AM. Full range is  $0^\circ\text{C}$  to  $70^\circ\text{C}$  for the LT1011C and LT1011AC.

NOTES: 6. Average temperature coefficient is calculated by dividing the offset voltage difference measured at minimum and maximum temperatures by the temperature difference.

7. This is the minimum current that must be drawn from the strobe to ensure that the output is off regardless of differential input voltage.  
 8. These specifications apply for all single-supply voltages from 5 V to 30 V for the entire input voltage range, and for both high and low output states. The high state is  $I_{OH} \geq 100\text{ }\mu\text{A}$  and  $V_O \geq (V_{CC+} - 1\text{ V})$ . The low state is  $I_{OL} \leq 8\text{ mA}$  and  $V_O \leq 0.8\text{ V}$ . Therefore, this specification defines a worst-case error band that includes effects due to common-mode signals, voltage gain, and output load.

**switching characteristics,  $V_{CC+} = 5\text{ V}$ ,  $V_{CC-} = 0$ , pin 1 at 0 V,  $T_A = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	LT1011		LT1011A		UNIT
		MIN	TYP	MIN	TYP	
Output response time	$R_C = 500\text{ }\Omega$ to 5 V, $C_L = 5\text{ pF}$ , See Note 9	150	250	150	250	ns

NOTE 9: The response time specified is for a 100-mV input step with 5-mV overdrive and is the interval between the input step function and the instant when the output crosses 1.4 V.

**3**  
Voltage Comparators

TYPICAL CHARACTERISTICS†




FIGURE 1




FIGURE 2




FIGURE 3




FIGURE 4

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

3

Voltage Comparators

TYPICAL CHARACTERISTICS†

INPUT VOLTAGE LIMITS  
vs  
FREE-AIR TEMPERATURE




FIGURE 5

LT1011  
INPUT CHARACTERISTICS  
(EITHER INPUT WITH OTHER  
INPUT GROUNDING)




FIGURE 6

EQUIVALENT OFFSET VOLTAGE  
vs  
SOURCE RESISTANCE




FIGURE 7

VOLTAGE TRANSFER CHARACTERISTICS




FIGURE 8

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



Voltage Comparators

TYPICAL CHARACTERISTICS†




FIGURE 9




FIGURE 10




FIGURE 11




FIGURE 12

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

3

Voltage Comparators



TYPICAL CHARACTERISTICS†




FIGURE 13




FIGURE 14




FIGURE 15




FIGURE 16

† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

TYPICAL CHARACTERISTICS




FIGURE 17




FIGURE 18

3  
Voltage Comparators




FIGURE 19




FIGURE 20

TYPICAL APPLICATION DATA

preventing oscillation problems

Oscillation problems in comparators are often caused by stray capacitance between the output and inputs or between the output and other sensitive pins on the comparator. This is especially true for comparators with high gain and wide bandwidth, like the LT1011 ( $GBW \geq 10 \text{ GHz}$ ), that are designed for fast switching with millivolt input signal levels. Because oscillation problems tend to occur at frequencies around 5 MHz, where the LT1011 has a gain of approximately 2 V/mV, attenuation of output signals must be at least 2000:1 at 5 MHz as measured at the inputs. If the source impedance is 1 k $\Omega$ , the effective stray capacitance between output and input must have a reactance of more than  $(2000)(1 \text{ k}\Omega) = 2 \text{ M}\Omega$ , or less than 2 pF. The actual inter-lead capacitance between input and output pins on the LT1011 is less than 0.002 pF when cut to mounting length for printed circuit boards. Additional stray capacitance due to printed circuit traces must be minimized by routing the output trace directly away from input lines and, if possible, running ground traces next to input traces to provide shielding.

Additional steps to prevent oscillation problems are:

1. Bypass the strobe/balance pins with a 0.01- $\mu\text{F}$  capacitor connected from pin 5 to pin 6 to eliminate stray capacitive feedback from the output to the balance pins. The balance pins are nearly as sensitive to stray capacitive feedback as the inputs.
2. Bypass the negative supply (pin 4) with a 0.1- $\mu\text{F}$  ceramic capacitor close to the comparator. A 0.1- $\mu\text{F}$  capacitor can also be used for the positive supply (pin 8) if the pull-up load is tied to a separate supply. When the pull-up load is tied directly to pin 8, use a 2- $\mu\text{F}$  solid tantalum bypass capacitor.
3. Bypass any slow-moving or dc input with a capacitor ( $\geq 0.01 \mu\text{F}$ ) close to the comparator to reduce high-frequency source impedance.
4. Keep resistive source impedance as low as possible. If a resistor is added in series with one input, bypass it with a capacitor to balance source impedances for dc accuracy. The low input bias current of the LT1011 usually eliminates any need for source resistance balancing. A 5-k $\Omega$  imbalance, for example, creates only 0.25-mV offset.
5. Use hysteresis, which consists of shifting the input offset voltage of the comparator when the output changes state. Hysteresis forces the comparator to move quickly through its linear region, eliminating oscillations by "overdriving" the comparator under all input conditions. Hysteresis may be either ac or dc. An ac hysteresis technique does not shift the apparent offset voltage of the comparator but requires a minimum input signal slew rate to be effective. A dc hysteresis technique works for all input slew rates but creates a shift in offset voltage dependent on the previous condition of the input signal.

The circuit shown in Figure 21 is an excellent compromise between ac and dc hysteresis. The 0.003- $\mu\text{F}$  capacitor from pin 6 to pin 8 generates ac hysteresis by slightly shifting the voltage on the balance pins; both pins move about 4 mV depending on the state of the output. If pin 6 is bypassed, a level of ac hysteresis is created that is sufficient to switch the output at a speed near the comparator's maximum speed.

A small amount of dc hysteresis is also used to prevent problems due to low values of input slew rate. The sensitivity of the balance pins to current is about 0.5-mV input referred offset for each microampere of balance pin current. The 15-M $\Omega$  resistor tied from output to pin 5 generates 0.5-mV dc hysteresis.

The circuit is especially useful for general-purpose comparator applications because it does not force any signals directly back onto the input signal source. Instead, it takes advantage of the unique properties of the balance pins to provide extremely fast, clean output switching even with low-frequency input signals in the millivolt range. The combination of ac and dc hysteresis creates clean oscillation-free switching with very small input errors. The curve in Figure 22 plots input referred error versus switching frequency for the circuit shown in Figure 21. Note that at low frequencies, the error is simply the dc hysteresis, while at high frequencies, an additional error is created by the ac hysteresis. The high-frequency error can be reduced by reducing  $C_H$ , but lower values may not provide clean switching with very low slew-rate input signals.

TYPICAL APPLICATION DATA




FIGURE 21. COMPARATOR WITH HYSTERESIS





FIGURE 22

3

Voltage Comparators

Input protection

The inputs to the LT1011 are particularly suited to general-purpose comparator applications because large differential and/or common-mode voltages can be tolerated without damage to the comparator. Either or both inputs can be raised 40 V above the negative supply, independent of the positive supply voltage. Internal forward biased diodes conduct when the inputs are taken below the negative supply. In this condition, input current must be limited to 1 mA. If very large (fault) input voltages must be accommodated, series resistors and clamp diodes should be used, as shown in Figure 23.



- NOTES: A. D1-D4 1N4148.  
B. May be eliminated for fault current  $\leq 1$  mA.  
C. Select according to allowable fault current and power dissipation.

FIGURE 23. LIMITING FAULT INPUT CURRENTS

TYPICAL APPLICATION DATA

The input resistors should limit fault current to a value between 0.1 mA and 20 mA. Power dissipation in the resistors must be considered for continuous faults, especially when the LT1011 supplies are off. Lightly loaded supplies may be forced to higher voltages by large fault currents flowing through D1-D4.

R3 and R4 limit input current to the LT1011 to less than 1 mA when the input signals are held below  $V_{CC-}$ . They may be eliminated if R1 and R2 are large enough to limit fault current to less than 1 mA.

input slew rate limitations

In the LT1011, step size is important because the slew rate of internal nodes increases response time for input step sizes larger than 1 V. For example, at 5-V step size, response time increases from 150 ns to 360 ns (see Figure 16). If response time is critical and large input signals are expected, clamp diodes across the inputs are recommended. The slew rate limitation can also affect performance when differential input voltage is low, but both inputs must slew quickly. The maximum suggested common-mode slew rate is 10 V/ $\mu$ s.

strobing

The LT1011 can be strobed by pulling current out of the strobe pin. The output transistor is forced to an off state, giving a high output at the collector (pin 7). Currents as low as  $-250 \mu$ A may cause strobing, but when the strobe current is low, strobe delay increases to between 200 ns and 300 ns. If strobe current is increased to  $-3$  mA, strobe delay drops to about 60 ns. When the strobe current is 0, the voltage at the strobe pin is approximately 150 mV below  $V_{CC+}$ ; when the strobe current is increased to  $-3$  mA, the strobe pin voltage is approximately 2 V below  $V_{CC+}$ . Do not ground the strobe pin; it must be current driven.

Figure 24 shows a typical strobe circuit. Note that there is no bypass capacitor between pins 5 and 6, which maximizes strobe speed but leaves the comparator more sensitive to oscillation problems for slow, low-level inputs. A 1-pF capacitor between the output and pin 5 greatly reduces oscillation problems without reducing strobe speed.




FIGURE 24. TYPICAL STROBE CIRCUIT

Placing a resistor from the output to pin 5 adds dc hysteresis. See step number 5 under "preventing oscillation problems."

The pin that is used for strobing (pin 6) is also one of the offset adjustment pins. Current into or out of pin 6 must be kept very low ( $< 0.2 \mu$ A) when not strobing to prevent input offset voltage shifts.

output transistor

When the LT1011 output transistor is in the off state, negligible current flows into or out of the collector or emitter. The equivalent circuit is shown in Figure 25.

3

Voltage Comparators

TYPICAL APPLICATION DATA




FIGURE 25. OUTPUT TRANSISTOR CIRCUITRY

3

Voltage Comparators

output transistor (continued)

In the off state,  $I_1$  is switched off and both Q12 and Q15 turn off. The collector of Q15 can then be held above  $V_{CC-}$  without conducting current. The maximum voltage above  $V_{CC-}$  is 50 V for the LT1011 and 40 V for the LT1011C (these maximum voltages may exceed  $V_{CC+}$ ). The emitter can be held at any voltage between  $V_{CC-}$  and  $V_{CC+}$  as long as the voltage is negative with respect to the collector.

In the on state,  $I_1$  is connected, which turns on both Q12 and Q15. Diodes D1 and D2 prevent deep saturation of Q15 to improve speed and also limit the drive current of Q12. The R11/R12 divider sets the saturation voltage of Q15 and provides turn-off drive. Either the collector or emitter pin can be held at a voltage between  $V_{CC-}$  and  $V_{CC+}$ , which allows the remaining pin to drive the load. In typical applications, the emitter is connected to  $V_{CC-}$  or ground, and the collector drives a load tied to  $V_{CC+}$  or a separate positive supply.

When the emitter is used as the output, the collector is typically tied to  $V_{CC+}$ , and the load is connected to ground or  $V_{CC-}$ . Note that the emitter output is phase reversed with respect to the collector output so that the "+" and "-" input designations must be reversed. When the collector is tied to  $V_{CC+}$ , the voltage at the emitter in the one state is about 2 V below  $V_{CC+}$ .

Input signal range

The input voltage range of the LT1011 is typically 300 mV above the negative supply and 1.5 V below the positive supply, independent of the actual supply voltages. This is the input voltage range over which the output will respond correctly when a voltage within the range is applied to one input and a higher or lower signal is applied to the other input. If one input is inside the range and one is outside, the output will be correct. If both inputs are outside the range, in opposite directions, the output will still be correct. If, however, both inputs are outside the range in the same direction, the output will not respond to the differential input; it will remain unconditionally off.

TYPICAL APPLICATIONS






FIGURE 26. OFFSET BALANCING




NOTE: Do not ground strobe pin.

FIGURE 27. STROBING



NOTE:  $V_C$  can be greater or less than  $V_{CC+}$ .

FIGURE 28. DRIVING LOAD REFERENCED TO POSITIVE SUPPLY



NOTE A: Input polarity is reversed when using Pin 1 for output.

FIGURE 29. DRIVING LOAD REFERENCED TO NEGATIVE SUPPLY





FIGURE 30. USING CLAMP DIODES TO IMPROVE FREQUENCY RESPONSE (See Figure 16)

Voltage Comparators


# LT1011, LT1011A VOLTAGE COMPARATORS

## TYPICAL APPLICATIONS




- NOTES: A. Input polarity is reversed when using Pin 1 for output.  
B.  $V_C$  may be any voltage above  $V_{CC-}$ . Pin 1 swings to within approximately 2 V of  $V_{CC+}$ .

**FIGURE 31. DRIVING LOAD REFERENCED TO GROUND**




**FIGURE 33. DIRECT STROBE DRIVE WHEN CMOS LOGIC USES SAME  $V_{CC+}$  SUPPLY AS LT1011 (Not applicable for TTL logic)**

### 3 Voltage Comparators



- NOTES: A. Hysteresis is approximately 0.45 mV/ $\mu$ A change in current in  $R_H$ .  
B. This resistor causes hysteresis to be centered around  $V_{IO}$ .


**FIGURE 32. COMBINING OFFSET ADJUSTMENT AND HYSTERESIS**



**FIGURE 34. COMBINING OFFSET ADJUSTMENT AND STROBE**




TYPICAL APPLICATIONS



NOTES: A. R3/C2 determines oscillation frequency of controller.  
B. Q1 operates in switch mode.

FIGURE 35. HIGH-EFFICIENCY MOTOR SPEED CONTROLLER



NOTE: Output is high inside "window" and low above high limit or below low limit.

FIGURE 36. WINDOW DETECTOR





FIGURE 37. CRYSTAL OSCILLATOR

3

Voltage Comparators


TYPICAL APPLICATIONS



- NOTES: A. Low drift and accurate frequency are obtained because this configuration rejects effects due to input offset voltage and input bias current of the comparator.  
 B. 1% metal film.  
 C.  $R_S = \text{TRW type MTR-5/} + 120\text{ ppm/}^\circ\text{C}$ .  
 D.  $C_1 = 0.015\ \mu\text{F} = \text{polystyrene : } 120\text{ ppm/}^\circ\text{C} \pm 30\text{ ppm WESCO type 32-P}$ .  
 E. Comparator contributes  $\leq 10\text{ ppm/}^\circ\text{C}$  drift for frequencies below 10 kHz.

FIGURE 38. LOW-DRIFT R/C OSCILLATOR


3  
Voltage Comparators



NOTE: R2 and R4 should TC track.


FIGURE 39. 10- $\mu\text{s}$  12-BIT A-D CONVERTER

TYPICAL APPLICATIONS



- NOTES: A. Increase R1 for larger input voltages.  
B. LT1011 self-oscillates at approximately 60 Hz, thereby "locking" onto incoming line signal.


FIGURE 40. NOISE-IMMUNE 60-Hz LINE SYNCHRONIZATION



- NOTES: A. All diodes 1N4148, transistors 2N3904.  
B. Used only to guarantee start-up.  
C. R17 may be increased for better 10-Hz trim resolution.


FIGURE 41. 10-Hz TO 100-kHz VOLTAGE-TO-FREQUENCY CONVERTER

TYPICAL APPLICATIONS



NOTES: A. Mylar  
B. Set for required reset time constant.

FIGURE 42. POSITIVE PEAK DETECTOR




NOTES: A. Mylar  
B. Select for required reset time constant.

FIGURE 43. NEGATIVE PEAK DETECTOR

3

Voltage Comparators

TYPICAL APPLICATIONS



- NOTES: A. The comparators drive the opto-coupled FET "on" when the difference between the output and the input exceeds threshold. When the output approaches the input, the FET turns "off" and low-pass filtering occurs.  
B. From Theta-J Corporation, Woburn, Massachusetts.

FIGURE 44. FAST-SETTLING FILTER

TYPICAL APPLICATIONS





FIGURE 45. 100-kHz PRECISION RECTIFIER

3


Voltage Comparators



- NOTES: A. All diodes 1N4148  
B. Polystyrene  
C. NPO

FIGURE 46. 4-DIGIT (10,000-COUNT) A-D CONVERTER

TYPICAL APPLICATIONS



- NOTES: A.  $PW = (R2 + R3) \cdot (C) \cdot ((R1 + R4)/R1)$ . The input capacitance of the LT1011 is approximately 6 pF. This is an offset term.  
 B. These components may be eliminated if negative supply is available (-1 V to -15 V).  
 C. Typical two sections of 365-pF variable capacitor when used as shaft-angle indication.

FIGURE 47. CAPACITANCE-TO-PULSE-WIDTH CONVERTER