

National Semiconductor is now part of  
Texas Instruments.

Search <http://www.ti.com/> for the latest technical  
information and details on our current products and services.

# LM139JAN

## Low Power Low Offset Voltage Quad Comparators

### General Description

The LM139 consists of four independent precision voltage comparators with an offset voltage specification as low as 2 mV max for all four comparators. These were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common-mode voltage range includes ground, even though operated from a single power supply voltage.

Application areas include limit comparators, simple analog to digital converters; pulse, squarewave and time delay generators; wide range VCO; MOS clock timers; multivibrators and high voltage digital logic gates. The LM139 was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, they will directly interface with MOS logic— where the low power drain of the LM139 is a distinct advantage over standard comparators.

### Features

- Wide supply voltage range 5V to 36 V<sub>DC</sub>  
or ±2.5V to ±18 V<sub>DC</sub>
- Very low supply current drain (0.8 mA) - independent of supply voltage
- Low input biasing current: 25 nA
- Low input offset current: ±5 nA
- Offset voltage: ±3 mV
- Input common-mode voltage range includes GND
- Differential input voltage range equal to the power supply voltage
- Low output saturation voltage: 250 mV at 4 mA
- Output voltage compatible with TTL, DTL, ECL, MOS and CMOS logic systems


### Advantages

- High precision comparators
- Reduced V<sub>OS</sub> drift over temperature
- Eliminates need for dual supplies
- Allows sensing near GND
- Compatible with all forms of logic
- Power drain suitable for battery operation

### Ordering Information

NS Part Number	JAN Part Number	NS Package Number	Package Description
JL139BDA	JM38510/11201BDA	W14B	14LD CERPACK


## Connection Diagrams



See NS Package Number W14B

20129527

## Schematic Diagram



20129501

## Absolute Maximum Ratings *(Note 1)*

Supply Voltage, $V^+$	$36 V_{DC}$ or $\pm 18 V_{DC}$
Differential Input Voltage <i>(Note 7)</i>	$36 V_{DC}$
Output Voltage	$36 V_{DC}$
Input Voltage	$-0.3 V_{DC}$ to $+36 V_{DC}$
Input Current ( $V_{IN} < -0.3 V_{DC}$ ) <i>(Note 3)</i>	50 mA
Power Dissipation <i>(Note 4, Note 12)</i>	
CERPACK	350 mW @ $T_A = 125^\circ\text{C}$
Output Short-Circuit to GND, <i>(Note 2)</i>	Continuous
Storage Temperature Range	$-65^\circ\text{C} \leq T_A \leq +150^\circ\text{C}$
Maximum Junction Temperature ( $T_J$ )	$+175^\circ\text{C}$
Lead Temperature (Soldering, 10 seconds)	$260^\circ\text{C}$
Operating Temperature Range	$-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$
Thermal Resistance	
$\theta_{JA}$	
CERPACK (Still Air)	$183^\circ\text{C/W}$
CERPACK (500LF / Min Air flow)	$120^\circ\text{C/W}$
$\theta_{JC}$	
CERPACK	$23^\circ\text{C/W}$
Package Weight (typical)	
CERPACK	460mg
ESD rating <i>(Note 11)</i>	600V

## Quality Conformance Inspection

Mil-Std-883, Method 5005 - Group A

Subgroup	Description	Temp ( $^\circ\text{C}$ )
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

## LM139 JAN Electrical Characteristics

### DC Parameters

The following conditions apply, unless otherwise specified.  $-V_{CC} = 0V$

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub-groups
$V_{IO}$	Input Offset Voltage	$+V_{CC} = 30V, V_O = 15V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
		$+V_{CC} = 2V, -V_{CC} = -28V, V_O = -13V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
		$+V_{CC} = 5V, V_O = 1.4V$		-5.0	5.0	mV	1
				-7.0	7.0	mV	2, 3
$I_{IO}$	Input Offset Current	$+V_{CC} = 30V, R_S = 20K\Omega, V_O = 15V$	(Note 8)	-25	25	nA	1, 2
			(Note 8)	-75	75	nA	3
		$+V_{CC} = 2V, -V_{CC} = -28V, R_S = 20K\Omega, V_O = -13V$	(Note 8)	-25	25	nA	1, 2
			(Note 8)	-75	75	nA	3
		$+V_{CC} = 5V, R_S = 20K\Omega, V_O = 1.4V$	(Note 8)	-25	25	nA	1, 2
			(Note 8)	-75	75	nA	3
$\pm I_{IB}$	Input Bias Current	$+V_{CC} = 30V, R_S = 20K\Omega, V_O = 15V$	(Note 8)	-100	+0.1	nA	1, 2
			(Note 8)	-200	+0.1	nA	3
		$+V_{CC} = 2V, -V_{CC} = -28V, R_S = 20K\Omega, V_O = -13V$	(Note 8)	-100	+0.1	nA	1, 2
			(Note 8)	-200	+0.1	nA	3
		$+V_{CC} = 5V, R_S = 20K\Omega, V_O = 1.4V$	(Note 8)	-100	+0.1	nA	1, 2
			(Note 8)	-200	+0.1	nA	3
$+V_{CC} = 2V, -V_{CC} = -3V, R_S = 20K\Omega, V_O = -1.6V$	(Note 8)	-100	+0.1	nA	1, 2		
	(Note 8)	-200	+0.1	nA	3		
CMRR	Input Voltage Common Mode Rejection	$+V_{CC} = 30V$		76		dB	1, 2, 3
		$+V_{CC} = 5V$		70		dB	1, 2, 3
$I_{CEX}$	Output Leakage	$+V_{CC} = 30V, V_O = +30V$			1.0	$\mu A$	1, 2, 3
$+I_{IL}$	Input Leakage Current	$+V_{CC} = 36V, V + i = 34V, V - i = 0V$		-500	500	nA	1, 2, 3
$-I_{IL}$	Input Leakage Current	$+V_{CC} = 36V, V + i = 0V, V - i = 34V$		-500	500	nA	1, 2, 3
$V_{OL}$	Logical "0" Output Voltage	$+V_{CC} = 4.5V, I_O = 4mA$			0.4	V	1
					0.7	V	2, 3
		$+V_{CC} = 4.5V, I_O = 8mA$			1.5	V	1
					2.0	V	2, 3
$I_{CC}$	Power Supply Current	$+V_{CC} = 5V, V_{ID} = 15mV$			2.0	mA	1, 2
					3.0	mA	3
		$+V_{CC} = 30V, V_{ID} = 15mV$			3.0	mA	1, 2
					4.0	mA	3
$\Delta V_{IO} / \Delta T$	Temperature Coefficient of Input Offset Voltage	$25^\circ C \leq T_A \leq 125^\circ C$	(Note 9)	-25	25	$\mu V / ^\circ C$	2
		$-55^\circ C \leq T_A \leq 25^\circ C$	(Note 9)	-25	25	$\mu V / ^\circ C$	3
$\Delta I_{IO} / \Delta T$	Temperature Coefficient of Input Offset Current	$25^\circ C \leq T_A \leq 125^\circ C$	(Note 9)	-300	300	$pA / ^\circ C$	2
		$-55^\circ C \leq T_A \leq 25^\circ C$	(Note 9)	-400	400	$pA / ^\circ C$	3

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub-groups
A <sub>VS</sub>	Open Loop Voltage Gain	+V <sub>CC</sub> = 15V, R <sub>L</sub> = 15KΩ, 1V ≤ V <sub>O</sub> ≤ 11V	(Note 10)	50		V/mV	4
			(Note 10)	25		V/mV	5, 6
V <sub>IO</sub>	Tempco Screen				4.0	mV	
CMRR	Tempco Screen				70	dB	
I <sub>IO</sub>	Tempco Screen				13	nA	
I <sub>IB</sub>	Tempco Screen				12	nA	

## AC Parameters

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub-groups
t <sub>RLH</sub>	Response Time: Low-to-High	+V <sub>CC</sub> = 5V, V <sub>I</sub> = 100mV, R <sub>L</sub> = 5.1KΩ, V <sub>OD</sub> = 5mV			5.0	μS	7, 8B
					7.0	μS	8A
		+V <sub>CC</sub> = 5V, V <sub>I</sub> = 100mV, R <sub>L</sub> = 5.1KΩ, V <sub>OD</sub> = 50mV			0.8	μS	7, 8B
					1.2	μS	8A
t <sub>RHL</sub>	Response Time: High-to-Low	+V <sub>CC</sub> = 5V, V <sub>I</sub> = 100mV, R <sub>L</sub> = 5.1KΩ, V <sub>OD</sub> = 5mV			2.5	μS	7, 8B
					3.0	μS	8A
		+V <sub>CC</sub> = 5V, V <sub>I</sub> = 100mV, R <sub>L</sub> = 5.1KΩ, V <sub>OD</sub> = 50mV			0.8	μS	7, 8B
					1.0	μS	8A
C <sub>S</sub>	Channel Separation	+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, A to B		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, A to C		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, A to D		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, B to A		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, B to C		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, B to D		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, C to A		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, C to B		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, C to D		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, D to A		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, D to B		80		dB	7
		+V <sub>CC</sub> = 20V, -V <sub>CC</sub> = -10V, D to C		80		dB	7
V <sub>LAT</sub>	Voltage Latch (Logical "1" Input)	+V <sub>CC</sub> = 5V, V <sub>I</sub> = 10V, I <sub>O</sub> = 4mA			0.4	V	9

## DC Parameters Drift Values

The following conditions apply, unless otherwise specified.  $-V_{CC} = 0V$

Delta calculations performed on JAN S product at Group B, Subgroup 5.

Symbol	Parameters	Conditions	Notes	Min	Max	Unit	Sub-groups
$V_{IO}$	Input Offset Voltage	$V_{CC} = 30V, V_O = 15V$		-1.0	1.0	mV	1
$\pm I_{Bias}$	Input Bias Current	$V_{CC} = 30V, R_S = 20K\Omega,$ $V_O = 15V$		-15	15	nA	1

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guaranteed specific performance limits. For guaranteed specifications and test conditions, see, the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

**Note 2:** Short circuits from the output to  $V^+$  can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20 mA independent of the magnitude of  $V^+$ .

**Note 3:** This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the  $V^+$  voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than  $-0.3 V_{DC}$  (at 25°C).

**Note 4:** The low bias dissipation and the ON-OFF characteristics of the outputs keeps the chip dissipation very small ( $P_D \leq 100mW$ ), provided the output transistors are allowed to saturate.

**Note 5:** The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.

**Note 6:** Short circuits from the output to  $V^+$  can cause excessive heating and eventual destruction. When considering short circuits to ground, the maximum output current is approximately 20mA independent of the magnitude of  $V^+$

**Note 7:** Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than  $-0.3 V_{DC}$  (or  $0.3 V_{DC}$  below the magnitude of the negative power supply, if used) (at 25°C).

**Note 8:** S/S  $R_S = 20K\Omega$ , tested at  $R_S = 10K\Omega$  as equivalent test.


**Note 9:** Calculated parameter; for Delta  $V_{IO}$  / Delta T use  $V_{IO}$  test at  $+V_{CC} = 30V, -V_{CC} = 0V, V_O = 15V$ ; and for Delta  $I_{IO}$  / Delta T use  $I_{IB}$  test at  $+V_{CC} = 30V, -V_{CC} = 0V, V_O = 15V$

**Note 10:** Datalog of K = V/mV.


**Note 11:** Human Body model, 1.5 K $\Omega$  in series with 100 pF

**Note 12:** The maximum power dissipation must be derated at elevated temperatures and is dictated by  $T_{Jmax}$  (maximum junction temperature),  $\theta_{JA}$  (Package junction to ambient thermal resistance), and  $T_A$  (ambient temperature). The maximum allowable power dissipation at any temperature is  $P_{Dmax} = (T_{Jmax} - T_A) / \theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower.


# Typical Performance Characteristics



20129534




20129535




20129536

### Response Time for Various Input Overdrives — Negative Transition



20129537

### Response Time for Various Input Overdrives — Positive Transition



20129538



## Application Hints

The LM139 is a high gain, wide bandwidth device which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard PC board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to  $< 10\text{ k}\Omega$  reduces the feedback signal levels and finally, adding even a small amount (1 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be tied to the negative supply.

The bias network of the LM139 establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from  $5\text{ V}_{DC}$  to  $30\text{ V}_{DC}$ .

It is usually unnecessary to use a bypass capacitor across the power supply line.


The differential input voltage may be larger than  $V^+$  without damaging the device. Protection should be provided to prevent the input voltages from going negative more than  $-0.3\text{ V}_{DC}$  (at  $25^\circ\text{C}$ ). An input clamp diode can be used as shown in the applications section.

The output of the LM139 is the uncommitted collector of a grounded-emitter NPN output transistor. Many collectors can be tied together to provide an output OR'ing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the  $V^+$  terminal of the LM139 package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of  $V^+$ ) and the  $\beta$  of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately  $60\Omega R_{SAT}$  of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.

## Typical Applications


( $V^+ = 5.0\text{ V}_{DC}$ )

### Basic Comparator




20129503

### Driving CMOS




20129504

### Driving TTL




20129505

### AND Gate



20129508

### OR Gate




20129509

# Typical Applications


( $V^+ = 15 V_{DC}$ )

## One-Shot Multivibrator




20129510

## Bi-Stable Multivibrator




20129511

One-Shot Multivibrator with Input Lock Out




20129512

Pulse Generator




20129517

Large Fan-In AND Gate




20129513

ORing the Outputs




20129515

### Time Delay Generator




20129514

### Non-Inverting Comparator with Hysteresis




20129518

### Inverting Comparator with Hysteresis




20129519

**Squarewave Oscillator**




20129516

**Basic Comparator**




20129521

**Limit Comparator**




20129524

**Comparing Input Voltages of Opposite Polarity**



20129520


Output Strobing



20129522


\* Or open-collector logic gate without pull-up resistor

Crystal Controlled Oscillator




20129525

Transducer Amplifier




20129528

Zero Crossing Detector (Single Power Supply)



20129530

## Two-Decade High-Frequency VCO



$V^+ = +30\text{ V}_{\text{DC}}$   
 $250\text{ mV}_{\text{DC}} \leq V_C \leq +50\text{ V}_{\text{DC}}$   
 $700\text{ Hz} \leq f_o \leq 100\text{ kHz}$


20126523



# Split-Supply Applications


( $V^+ = +15 V_{DC}$  and  $V^- = -15 V_{DC}$ )

MOS Clock Driver




20129531

Zero Crossing Detector



20129532

Comparator With a Negative Reference




20129533

## Revision History

Date Released	Revision	Section	Changes
02/15/05	A	New Release to corporate format	1 MDS datasheet converted into Corp. datasheet format. MJLM139-X rev 0D0. MDS datasheet will be archived.
10/26/2010	B	Order Information, Connection Diagrams, Absolute Ratings, Physical Dimensions drawings,	Update with current device information and format. Deleted J and WG pkg references. Revision A will be Archived

**Physical Dimensions** inches (millimeters) unless otherwise noted



MIL-PRF-38535  
CONFIGURATION CONTROL

MIL-STD-1835B  
CONFIGURATION CONTROL

CONTROLLING DIMENSION IS INCH  
VALUES IN [ ] ARE MILLIMETERS

**Ceramic Flat Package (W)**  
**NS Package Number W14B**

W14B (Rev P)

# Notes

LM139JAN

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:  
[www.national.com](http://www.national.com)

Products		Design Support	
Amplifiers	<a href="http://www.national.com/amplifiers">www.national.com/amplifiers</a>	WEBENCH® Tools	<a href="http://www.national.com/webench">www.national.com/webench</a>
Audio	<a href="http://www.national.com/audio">www.national.com/audio</a>	App Notes	<a href="http://www.national.com/appnotes">www.national.com/appnotes</a>
Clock and Timing	<a href="http://www.national.com/timing">www.national.com/timing</a>	Reference Designs	<a href="http://www.national.com/refdesigns">www.national.com/refdesigns</a>
Data Converters	<a href="http://www.national.com/adc">www.national.com/adc</a>	Samples	<a href="http://www.national.com/samples">www.national.com/samples</a>
Interface	<a href="http://www.national.com/interface">www.national.com/interface</a>	Eval Boards	<a href="http://www.national.com/evalboards">www.national.com/evalboards</a>
LVDS	<a href="http://www.national.com/lvds">www.national.com/lvds</a>	Packaging	<a href="http://www.national.com/packaging">www.national.com/packaging</a>
Power Management	<a href="http://www.national.com/power">www.national.com/power</a>	Green Compliance	<a href="http://www.national.com/quality/green">www.national.com/quality/green</a>
Switching Regulators	<a href="http://www.national.com/switchers">www.national.com/switchers</a>	Distributors	<a href="http://www.national.com/contacts">www.national.com/contacts</a>
LDOs	<a href="http://www.national.com/ldo">www.national.com/ldo</a>	Quality and Reliability	<a href="http://www.national.com/quality">www.national.com/quality</a>
LED Lighting	<a href="http://www.national.com/led">www.national.com/led</a>	Feedback/Support	<a href="http://www.national.com/feedback">www.national.com/feedback</a>
Voltage References	<a href="http://www.national.com/vref">www.national.com/vref</a>	Design Made Easy	<a href="http://www.national.com/easy">www.national.com/easy</a>
PowerWise® Solutions	<a href="http://www.national.com/powerwise">www.national.com/powerwise</a>	Applications & Markets	<a href="http://www.national.com/solutions">www.national.com/solutions</a>
Serial Digital Interface (SDI)	<a href="http://www.national.com/sdi">www.national.com/sdi</a>	Mil/Aero	<a href="http://www.national.com/milaero">www.national.com/milaero</a>
Temperature Sensors	<a href="http://www.national.com/tempensors">www.national.com/tempensors</a>	SolarMagic™	<a href="http://www.national.com/solarmagic">www.national.com/solarmagic</a>
PLL/VCO	<a href="http://www.national.com/wireless">www.national.com/wireless</a>	PowerWise® Design University	<a href="http://www.national.com/training">www.national.com/training</a>

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

**NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.** As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at [www.national.com](http://www.national.com)



**National Semiconductor  
Americas Technical  
Support Center**  
Email: [support@nsc.com](mailto:support@nsc.com)  
Tel: 1-800-272-9959

**National Semiconductor Europe  
Technical Support Center**  
Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)

**National Semiconductor Asia  
Pacific Technical Support Center**  
Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor Japan  
Technical Support Center**  
Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)