

IR2520D(S)&(PbF)

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM, all currents are defined positive into any lead. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

| Symbol | Definition | Min. | Max. | Units | |
|---------------------|--|----------------------|-----------------------|-------|------|
| V _B | High side floating supply voltage | -0.3 | 625 | V | |
| V _S | High side floating supply offset voltage | V _B - 25 | V _B + 0.3 | | |
| V _{HO} | High side floating output voltage | V _S - 0.3 | V _B + 0.3 | | |
| V _{LO} | Low side output voltage | -0.3 | V _{CC} + 0.3 | | |
| I _{VCO} | Voltage controlled oscillator input current (Note 1) | -5 | + 5 | mA | |
| I _{CC} | Supply current (Note 2) | -25 | 25 | mA | |
| dV _S /dt | Allowable offset voltage slew rate | -50 | 50 | V/ns | |
| P _D | Package power dissipation @ T _A ≤ +25°C PD=(T _{JMAX} -T _A)R _{thJA} | 8-Lead PDIP | — | 1 | W |
| | | 8-Lead SOIC | — | 0.625 | |
| R _{thJA} | Thermal resistance, junction to ambient | 8-Lead PDIP | — | 125 | °C/W |
| | | 8-Lead SOIC | — | 200 | |
| T _J | Junction temperature | -55 | 150 | °C | |
| T _S | Storage temperature | -55 | 150 | | |
| T _L | Lead temperature (soldering, 10 seconds) | — | 300 | | |

Note 1: This IC contains a zener clamp structure between the chip VCO and COM, which has a nominal breakdown voltage of 6V. Please note that this pin should not be driven by a DC, low impedance power source greater than 6V.

Note 2: This IC contains a zener clamp structure between the chip VCC and COM, which has a nominal breakdown voltage of 15.6V. Please note that this supply pin should not be driven by a DC, low impedance power source greater than the VCLAMP specified in the Electrical Characteristics section.

Recommended Operating Conditions

For proper operation the device should be used within the recommended conditions.

| Symbol | Definition | Min. | Max. | Units |
|-------------------|---|-----------------------|--------------------|-------|
| V _{BS} | High side floating supply voltage | V _{CC} - 0.7 | V _{CLAMP} | V |
| V _S | Steady state high side floating supply offset voltage | -1 | 600 | |
| V _{CC} | Supply voltage | V _{CCUV+} | V _{CLAMP} | |
| I _{CC} | Supply current | Note 3 | 10 | mA |
| R _{FMIN} | Minimum frequency setting resistance | 20 | 140 | kΩ |
| V _{VCO} | VCO pin voltage | 0 | 5 | V |
| T _J | Junction temperature | -25 | 125 | °C |

Note 3: Enough current should be supplied into the VCC pin to keep the internal 15.6V zener clamp diode on this pin regulating its voltage, VCLAMP.

Electrical Characteristics

$V_{CC} = V_{BS} = V_{BIAS} = 14V \pm 0.25V$, $C_{LO} = C_{HO} = 1000pF$, $R_{FMIN} = 82k\Omega$ and $T_A = 25^\circ C$ unless otherwise specified.

| Symbol | Definition | Min. | Typ. | Max. | Units | Test Conditions |
|---|--|------|------|------|---------|--------------------------|
| Supply Characteristics | | | | | | |
| V_{CCUV+} | V_{CC} and V_{BS} supply undervoltage positive going threshold | 11.4 | 12.6 | 13.8 | V | V_{CC} rising from 0V |
| V_{CCUV-} | V_{CC} and V_{BS} supply undervoltage negative going threshold | 9.0 | 10.0 | 11.0 | | |
| V_{UVHYS} | V_{CC} supply undervoltage lockout hysteresis | — | 2.7 | — | | |
| I_{QCCUV} | UVLO quiescent current | — | 45 | 80 | μA | $V_{CC} = 10V$ |
| I_{QCCFLT} | Fault mode quiescent current | — | 100 | — | μA | |
| I_{CCHF} | V_{CC} supply current $f=85KHz$ | — | 4.5 | — | mA | $V_{VCO}=0V$ |
| I_{CCLF} | V_{CC} supply current $f=35KHz$ | — | 2.0 | — | mA | $V_{VCO}=6V$ |
| V_{CLAMP} | V_{CC} Zener clamp voltage | 14.4 | 15.4 | — | V | $I_{CC} = 10mA$ |
| Floating Supply Characteristics | | | | | | |
| I_{QBS0} | Quiescent V_{BS} supply current | — | 80 | 150 | μA | $V_{CC}=10V, V_{BS}=14V$ |
| I_{QBSUV} | Quiescent V_{BS} supply current | — | 20 | 40 | μA | $V_{CC}=10V, V_{BS}=7V$ |
| V_{BSUV+} | V_{BS} supply undervoltage positive going threshold | 7.7 | 9.0 | 10.3 | V | |
| V_{BSUV-} | V_{BS} supply undervoltage negative going threshold | 6.8 | 8.0 | 9.2 | V | |
| I_{LK} | Offset supply leakage current | — | — | 50 | μA | $V_B = V_S = 600V$ |
| Oscillator I/O Characteristics | | | | | | |
| $f_{(min)}$ | Minimum oscillator frequency (Note 4) | 29.6 | 34 | 38.2 | kHz | $V_{VCO}=6V$ |
| $f_{(max)}$ | Maximum oscillator frequency (Note 4) | 67 | 86 | 96 | | $V_{VCO}=0V$ |
| D | Oscillator duty cycle | — | 50 | — | % | |
| DT_{LO} | LO output deadtime | — | 2.0 | — | μS | |
| DT_{HO} | HO output deadtime | — | 2.0 | — | | |
| I_{VCOQS} | I_{VCO} quick start | — | 50 | — | μA | $V_{VCO}=0V$ |
| I_{VCOFS} | I_{VCO} frequency sweep | 0.8 | 1.3 | 1.7 | | $V_{VCO}=2V$ |
| I_{VCO_5V} | I_{VCO} when VCO is at 5V | — | 1.1 | — | | |
| V_{VCO_max} | Maximum VCO voltage | — | 6 | — | V | |
| Gate Driver Output Characteristics | | | | | | |
| $V_{LO=LOW}$ | LO output voltage when LO is low | — | COM | — | mV | |
| $V_{HO=LOW}$ | HO output voltage when HO is low | — | COM | — | | |
| $V_{LO=HIGH}$ | LO output voltage when LO is high | — | VCC | — | | |
| $V_{HO=HIGH}$ | HO output voltage when HO is high | — | VCC | — | | |
| T_{RISE} | Turn on rise time | — | 150 | 230 | nS | |
| T_{FALL} | Turn off fall time | — | 75 | 120 | | |
| IO+ | Output source short circuit pulsed current | — | 140 | — | mA | |
| IO- | Output sink short circuit pulse current | — | 230 | — | mA | |

Note 4: Frequency shown is nominal for $R_{FMIN}=82k\Omega$. Frequency can be programmed higher or lower with the value of R_{FMIN} .

IR2520D(S)&(PbF)

Electrical Characteristics

$V_{CC} = V_{BS} = V_{BIAS} = 14V \pm 0.25V$, $C_{LO} = C_{HO} = 1000pF$, $R_{FMIN} = 82k\Omega$ and $T_A = 25^\circ C$ unless otherwise specified.


| Symbol | Definition | Min. | Typ. | Max. | Units | Test Conditions |
|--|---|------|------|------|-------|----------------------------------|
| Protection Characteristics | | | | | | |
| V_{CO_RUN} | VCO voltage when entering run mode | — | 4.8 | — | V | |
| CSCF | Crest factor peak-to-average fault factor | — | 5.0 | — | N/A | V_S offset = 0.5V |
| $V_{S_OFFSET_MAX}$ | Maximum crest factor V_S offset voltage | — | 3.0 | — | V | |
| V_{VCOSD} | V_{CO} shutdown voltage | 0.74 | 0.82 | 0.91 | V | |
| Minimum Frequency Setting Characteristics | | | | | | |
| V_{FMIN} | FMIN lead voltage during normal operation | 4.8 | 5.1 | 5.4 | V | |
| $V_{FMINFLT}$ | FMIN lead voltage during fault mode | — | 0 | — | V | |
| Bootstrap FET | | | | | | |
| IBS1 | VB current | 30 | 70 | — | mA | $CBS = 0.1\mu F$, $V_S = 0V$ |
| IBS2 | VB current | 10 | 20 | — | | $V_{BS} = 10V$ |

Lead Definitions


| Symbol | Description |
|--------|---------------------------------------|
| VCC | Supply voltage |
| COM | IC power and signal ground |
| FMIN | Minimum frequency setting |
| VCO | Voltage controlled oscillator input |
| LO | Low-side gate driver output |
| VS | High-side floating return |
| HO | High-side gate driver output |
| VB | High-side gate driver floating supply |

The diagram shows the IR2520D(S) package with 8 pins. Pin 1 is VCC, Pin 2 is COM, Pin 3 is FMIN, Pin 4 is VCO, Pin 5 is LO, Pin 6 is VS, Pin 7 is HO, and Pin 8 is VB. There is a notch on the top edge of the package.

Block Diagram



State Diagram



Functional Description

Under-voltage Lock-Out Mode

The under-voltage lock-out mode (UVLO) is defined as the state the IR2520D is in when VCC is below the turn-on threshold of the IC. The IR2520D UVLO is designed to maintain an ultra-low supply current ($I_{QCCUV} < 80\mu A$), and to guarantee that the IR2520D is fully functional before the high- and low-side output gate drivers are activated. The VCC capacitor, CVCC, is charged by current through supply resistor, RSUPPLY, minus the start-up current drawn by the IR2520D (Figure 1). This resistor is chosen to provide sufficient current to supply the IR2520D from the DC bus. Once the capacitor voltage on VCC reaches the start-up threshold, V_{CCUV+} , the IR2520D turns on and HO and LO start oscillating. Capacitor CVCC should be large enough to hold the voltage at VCC above the V_{CCUV+} threshold for one half-cycle of the line voltage or until the external auxiliary supply can maintain the required supply voltage and current to the IC.




Fig. 1 Start-up circuitry

An internal bootstrap MOSFET between VCC and VB and external supply capacitor, CBS, determine the supply voltage for the high-side driver circuitry. An external charge pump circuit consisting of capacitor CSNUB and diodes DCP1 and DCP2, comprises the auxiliary supply voltage for the low-side driver circuitry. To guarantee that the high-side supply is charged up before the first pulse on pin HO, the first pulse from the output drivers comes from the LO pin. LO may oscillate several times until $V_B - V_S$ exceeds the high-side UVLO rising threshold, V_{BSUV+} (9 Volts), and the

high-side driver is enabled. During UVLO mode, the high- and low-side gate driver outputs, HO and LO, are both low and pin VCO is pulled down to COM for resetting the starting frequency to the maximum.

Frequency Sweep Mode

When VCC exceeds V_{CCUV+} threshold, the IR2520D enters frequency sweep mode. An internal current source (Figure 2) charges the external capacitor on pin VCO, CVCO, and the voltage on pin VCO starts ramping up linearly. An additional quick-start current (I_{VCOQS}) is also connected to the VCO pin and charges the VCO pin initially to 0.85V. When the VCO voltage exceeds 0.85V, the quick-start current is then disconnected internally and the VCO voltage continues to charge up with the normal frequency sweep current source (I_{VCOFS}) (Figure 3). This quick-start brings the VCO voltage quickly to the internal range of the VCO. The frequency ramps down towards the resonance frequency of the high-Q ballast output stage causing the lamp voltage and load current to increase. The voltage on pin VCO continues to increase and the frequency keeps decreasing until the lamp ignites. If the lamp ignites successfully, the voltage on pin VCO continues to increase until it internally limits at 6V (V_{VCO_MAX}). The frequency stops decreasing and stays at the minimum frequency as programmed by an external resistor, RFMIN, on pin FMIN. The minimum frequency should be set below the high-Q resonance frequency of the ballast output stage to ensure that the frequency ramps through resonance for lamp ignition (Figure 4). The desired preheat time can be set by adjusting the slope of the VCO ramp with the external capacitor CVCO.




Fig. 2 Frequency sweep circuitry mode circuitry




Fig. 3 IR2520D Frequency sweep mode timing diagram.




Fig. 4 Resonant tank Bode plot with lamp operating points.

Run Mode

The IR2520D enters RUN mode when the voltage on pin VCO exceeds 4.8V (V_{VCO_RUN}). The lamp has ignited and the ballast output stage becomes a low-Q, series-L, parallel-RC circuit. Also, the VS sensing and fault logic blocks (Figure 5) both become enabled for protection against non-ZVS and over-current fault conditions. The voltage on the VCO pin continues to increase and the frequency decreases further until the VCO pin voltage limits at 6V (V_{VCO_MAX}) and the minimum frequency is reached. The resonant inductor, resonant capacitor, DC bus voltage and minimum frequency determine the running lamp power. The IC stays at this minimum frequency unless non-ZVS occurs at the VS pin, a crest factor over-current condition is detected at the VS pin, or VCC decreases below the UVLO- threshold (see State Diagram).




Fig. 5 IR2520D Run mode circuitry.

Non Zero-Voltage Switching (ZVS) Protection

During run mode, if the voltage at the VS pin has not slewed entirely to COM during the dead-time such that there is voltage between the drain and source of the external low-side half-bridge MOSFET when LO turns-on, then the system is operating too close to, or, on the capacitive side of, resonance. The result is non-ZVS capacitive-mode switching that causes high peak currents to flow in the half-bridge MOSFETs that can damage or destroy them (Figure 6). This can occur due to a lamp filament failure(s),

lamp removal (open circuit), a dropping DC bus during a mains brown-out or mains interrupt, lamp variations over time, or component variations. To protect against this, an internal high-voltage MOSFET is turned on at the turn-off of HO and the VS-sensing circuit measures VS at each rising edge of LO. If the VS voltage is non-zero, a pulse of current is sunk from the VCO pin (Figures 5 and 6) to slightly discharge the external capacitor, CVCO, causing the frequency to increase slightly. The VCO capacitor then charges up during the rest of the cycle slowly due to the internal current source.




Fig. 6 IR2520D non-ZVS protection timing diagram.

The frequency is trying to decrease towards resonance by charging the VCO capacitor and the adaptive ZVS circuit “nudges” the frequency back up slightly above resonance each time non-ZVS is detected at the turn-on of LO. The internal high-voltage MOSFET is then turned off at the turn-off of LO and it withstands the high-voltage when VS slews up to the DC bus potential. The circuit then remains in this closed-loop adaptive ZVS mode during running and maintains ZVS operation with changing line conditions, component tolerance variations and lamp/load variations. During a lamp removal or filament failure, the lamp resonant tank will be interrupted causing the half-bridge output to go

open circuit (Figure 7). This will cause capacitive switching (hard-switching) resulting in high peak MOSFET currents that can damage them. The IR2520D will increase the frequency in attempt to satisfy ZVS until the VCO pin decreases below 0.82V ($V_{VCO\text{SD}}$). The IC will enter Fault Mode and latch the LO and HO gate driver outputs ‘low’ for turning the half-bridge off safely before any damage can occur to the MOSFETs.




Fig. 7 Lamp removal or open filament fault condition timing diagram

Crest Factor Over-current Protection

During normal lamp ignition, the frequency sweeps through resonance and the output voltage increases across the resonant capacitor and lamp until the lamp ignites. If the lamp fails to ignite, the resonant capacitor voltage, the inductor voltage and inductor current will continue to increase until the inductor saturates or the output voltage exceeds the maximum voltage rating of the resonant capacitor or inductor. The ballast must shutdown before damage occurs. To protect against a lamp non-strike fault condition, the IR2520D uses the VS-sensing circuitry (Figure 5) to also measure the low-side half-bridge MOSFET current for detecting an

IR2520D(S)&(PbF)

over-current fault. By using the R_{DSon} of the external low-side MOSFET for current sensing and the VS-sensing circuitry, the IR2520D eliminates the need for an additional current sensing resistor, filter and current-sensing pin. To cancel changes in the R_{DSon} value due to temperature and MOSFET variations, the IR2520D performs a crest factor measurement that detects when the peak current exceeds the average current by a factor of 5 (CSCF). Measuring the crest factor is ideal for detecting when the inductor saturates due to excessive current that occurs in the resonant tank when the frequency sweeps through resonance and the lamp does not ignite. When the VCO voltage ramps up for the first time from zero, the resonant tank current and voltages increase as the frequency decreases towards resonance (Figure 8). If the lamp does not ignite, the inductor current will eventually saturate but the crest factor fault protection is not active until the VCO voltage exceeds 4.8V (V_{VCO_RUN}) for the first time. The frequency will continue decreasing to the capacitive side of resonance towards the minimum frequency setting and the resonant tank current and voltages will decrease again. When the VCO voltage exceeds 4.8V (V_{VCO_RUN}), the IC enters Run Mode and the non-ZVS protection and crest factor protection are both enabled. The non-ZVS protection will increase the frequency again cycle-by-cycle towards resonance from the capacitive side. The resonant tank current will increase again as the frequency nears resonance until the inductor saturates again.

The crest factor protection is now enabled and measures the instantaneous voltage at the VS pin only during the time when LO is 'high' and after an initial 1us blank time from the rising edge of LO. The blank time is necessary to prevent the crest factor protection circuit from reacting to a non-ZVS condition. An internal averaging circuit averages the instantaneous voltage at the VS pin over 10 to 20 switching cycles of LO. During Run Mode, the first time the inductor saturates when LO is 'high' (after the 1us blank time) and the peak current exceeds the average by 5 (CSCF), the IR2520D will enter Fault Mode and both LO and HO outputs will be latched 'low'. The half-bridge will be safely disabled before any damage can occur to the ballast components.

The crest factor peak-to-average fault factor varies as a function of the internal average (Figure 20). The maximum internal average should be below 3.0 volts. Should the average exceed this amount, the multiplied average voltage can exceed the maximum limit of the VS sensing circuit and the VS sensing circuit will no longer detect crest factor

faults. This can occur when a half-bridge MOSFET is selected that has an R_{DSon} that is too large for the application causing the internal average to exceed the maximum limit.

FAULT MODE

During Run Mode, should the VCO voltage decrease below 0.82V (V_{VCOsd}) or a crest factor fault occur, the IR2520D will enter Fault Mode (see State Diagram). The LO and HO gate driver outputs are both latched 'low' so that the half-bridge is disabled. The VCO pin is pulled low to COM and the FMIN pin decreases from 5V to COM. VCC draws micro-power current (I_{CCFLT}) so that VCC stays at the clamp voltage and the IC remains in Fault Mode without the need for the charge-pump auxiliary supply. To exit Fault Mode and return to Frequency Sweep Mode, VCC must be cycled below the UVLO- threshold and back above the UVLO+ threshold.




Fig. 8 Crest factor protection timing diagram

IR2520D(S) & (PbF)




Fig. 9 VCCUV+/- vs TEMP




Fig. 10 IQCCUV vs TEMP
 VCC=10V, VCO=0V




Fig. 11 VBSUV+/- vs TEMP




Fig. 12 IQBSUV vs TEMP

IR2520D(S)&(PbF)




Fig. 13 Frequency vs TEMP
REMIN=82K




Fig. 14 Frequency vs RFIN vs TEMP
VVCO=6V




Fig. 15 FREQ VS VVCO vs TEMP
VCC=14V




Fig. 16 FREQ VS VCC vs TEMP
VVCO=0V

IR2520D(S) & (PbF)




Fig. 17 DTLO, DTLO vs TEMP
VCO=0V




Fig. 18 IVCO_FS vs TEMP




Fig. 19 VVCOMAX vs TEMP




Fig. 20 CSCF vs OFFSET

IR2520D(S)&(PbF)




Fig. 21 CSCF vs TEMP
VS_OFFSET=0.5V




Fig. 22 VCO_SD vs TEMP




Fig. 23 VFMIN vs TEMP
VCO=0V, RFMIN=82K




Fig. 24 IBS1 vs TEMP





Fig. 26 IBS2 vs TEMP


IR2520D(S)&(PbF)

International
IR Rectifier

Case outlines




IR2520D 8-Lead PDIP



IR2520DS 8-Lead SOIC

LEADFREE PART MARKING INFORMATION



ORDER INFORMATION

Basic Part (Non-Lead Free)

8-Lead PDIP IR2520D order IR2520D
 8-Lead SOIC IR2520DS order IR2520DS

Leadfree Part

8-Lead PDIP IR2520D order IR2520DPbF
 8-Lead SOIC IR2520DS order IR2520DSPbF