

AM29841DM

High Performance Bus Interface Latches

The Am29640 Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The Am29841 and Am29842 are buffered, 10-bit wide versions of the popular '373 function. The Am29843 and Am29844 are 9-bit wide buttered latches with Preset (PRE) and Clear (CLR) - ideal for parity bus interfacing in high performance systems. The Am29845 and Am29846 are 8-bit buffered latches with all the '843/4 controls plus multiple enables (\overline{OE}_1 , \overline{OE}_2 , \overline{OE}_3) to allow multiuser control of the interface, e.g., \overline{CS} , DMA, and RD/WR. They are ideal for use as an output port requiring high I_{OL}/I_{OH} .

All of the Am29600 high performance interface family products are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs are Schottky diode inputs, and all outputs are designed for low capacitance bus loading in the high impedance state.

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 - Class Q Military
 - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

Am29841 - 46

High Performance Bus Interface Latches

DISTINCTIVE CHARACTERISTICS

- High-speed parallel latches
 - Noninverting transparent tpD = 5.25ns typ
 - Inverting transparent tpD = 6.0ns typ
- Buffered common latch enable, clear and preset input
- Three-state outputs glitch-free during power-up and down. Outputs have Schottky clamp to ground
- 48mA Commercial Io. 32mA MIL Io.
- Low input/output capacitance
 - 6pF inputs (typical)
 - 8pF outputs (typical)
- IOH specified 2.0V and 2.4V

GENERAL DESCRIPTION


The Am29840 Series bus interface latches are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. The Am29841 and Am29842 are buffered, 10-bit wide versions of the popular '373 function. The Am29843 and Am29844 are 9-bit wide buffered latches with Preset (PRE) and Clear (CLR) – ideal for parity bus interfacing in high performance systems. The Am29845 and Am29846 are 8-bit buffered latches with all the '843/4 controls plus multiple enables (OE1, OE2, OE3)

to allow multiuser control of the interface, e.g., CS, DMA, and RD/WR. They are ideal for use as an output port requiring high IOL/IOH.

All of the Am29800 high performance interface family products are designed for high capacitance load drive capability while providing low capacitance bus loading at both inputs and outputs. All inputs are Schottky diode inputs, and all outputs are designed for low capacitance bus loading in the high impedance state.

BLOCK DIAGRAM






PRODUCT SELECTOR GUIDE

		Device				
	10-Bit 9-Bit 8-B					
Noninverting	Am29841	Am29843	Am29845			
Inverting	Am29842	Am29844	Am29846			

CONNECTION DIAGRAM Top View

Am29841/Am29842 10-BIT LATCHES







LOGIC SYMBOL

METALLIZATION AND PAD LAYOUT Am29841*

10-Bit Latches






DIE SIZE 0.084" x 0.064" Note: the Am29842 is inverted

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Device type			
High Performance	Bus	Interface	Latches

Valid Combinations							
Am29841 Am29842 Am29843 Am29844 Am29845 Am29846	DC, DCB, DM, DMB LC, LCB, LM, LMB XC, XM						


Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.


CONNECTION DIAGRAM Top View

Am29843/Am29844 9-BIT LATCHES






LOGIC SYMBOL



LS000470

METALLIZATION AND PAD LAYOUT


Am29843* 9-Bit Latches



DIE SIZE 0.084" x 0.064" Note: the Am29844 is inverted


Am29845/Am29846 8-BIT LATCHES






LOGIC SYMBOL

METALLIZATION AND PAD LAYOUT Am29845*





DIE SIZE 0.064" x 0.064" Note: the Am29846 is inverted

8

Pin No.

13

14

PIN DESCRIPTION When CLR is LOW, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch. The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW The 3-state latch outputs.

The output enable control. When \overline{OE} is LOW, the outputs are enabled. When OE is HIGH, the outputs Y_i are in the high-impedance (off) state.

Preset line. When PRE is LOW, the outputs are HIGH if OE is LOW. Preset overrides CLR.

Am29842/44/46 (Inverting)

Name

Am29841/43/45 (Noninverting) CLR

> Dį LE

Yį

ŌE PRE 1/0

1

0

Description

transition.

	7111200120 771	40 (1110010	****	
	11	CLR	i i	When CLR is LOW, the outputs are LOW if OE is LOW. When CLR is HIGH, data can be entered into the latch.
		Di	1	The latch inverting data inputs.
	13	LE	Ī	The latch enable input. The latches are transparent when LE is HIGH. Input data is latched on the HIGH-to-LOW transition.
Г		Yi	0	The 3-state latch outputs.
	1	ŌĒ	1	The output enable control. When OE is LOW, the outputs are enabled. When OE is HIGH, the outputs Y ₁ are in the high-impedance (off) state.
	14	PRE	ı	Preset line. When PRE is LOW, the outputs are HIGH if OE is LOW, Preset overrides CLR.

FUNCTION TABLES

29841/43/45 (Noninverting)

	Inputs Internal Outputs						
CLR	PRE	ŌĒ	LE	Dį	Qį	Yi	Function
Н	Н	Н	х	х	Х	Z	Hi-Z
Н	н	Н	н	L	Ł	Z	Hi-Z
Н	н	Н	н	н	н	Z	Hi-Z
н	н	н	L	x	NC	Z	Latched (Hi-Z)
Н	Η	L	Н	L	L	L	Transparent
Н	Н	L	н	Н	н	н	Transparent
Н	Н	L	L	х	NC	NC	Latched
Н	_	L	х	х	Н	н	Preset
L	Н	L	х	х	L	L	Clear
Ł	L	L	х	х	Н	н	Preset
L	н	н	L	x	L	Z	Latched (Hi-Z)
Н	L	н	L	×	н	Z	Latched (Hi-Z)

29842/44/46 (Inverting)

	In	puts			Internal	Outputs	
CLR	PRE	ŌĒ	LE	Dį	Qį	Yi	Function
Н	Н	Н	x	х	×	Z	Hi-Z
н	н	Н	н	н	L	Z	Hi-Z
Н	н	Н	н	L	Н	z	Hi-Z
н	н	н	L	x	NC	z	Latched (Hi-Z)
Н	Н	L	Н	н	L	Ļ	Transparent
Н	н	L	Н	L	Н	н	Transparent
н	н	L	L	х	NC	NC	Latched
Н	L	L	х	х	н	н	Preset
L	Н	L	х	х	Ł	L	Clear
L	L	L	х	х	н	н	Preset
L	н	Н	L	x	L	Z	Latched (Hi-Z)
н	L	н	L	×	н	z	Latched (Hi-Z)

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C Ambient Temperature with	
Power Applied55°C to +125°C	
Supply Voltage to Ground Potential	
Continuous0.5V to +7.0V	
DC Voltage Applied to Outputs	
for High Output State0.5V to VCC max	
DC input voltage0.5V to +5.5V	
DC Output Current, into Outputs100mA	
DC input Current30mA to +5.0mA	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES


Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits	over which the function-
ality of the device is quaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Condi	Min	Typ (Note 1)	Max	Units		
		Voc = MIN	I _{OH} = -15mA	2.4	3.3			
Vон	Output HIGH Voltage	VIN - VIH or VIL	i _{OH} = -24mA	2.0	3.1		Volts	
		V _{CC} = MIN	MiL, IOL = 32mA			0.5	J	
VOL	Output LOW Voltage	VIN - VIH or VIL	COM'L, IOL = 48mA			0.5	Volts	
VIH	Input HIGH Level	Guaranteed input logic for all inputs	al HIGH voltage	2.0			Volts	
VIL	Input LOW Level	Guaranteed input logic for all inputs			0.8	Volts		
VI	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18m	V _{CC} = MIN, I _{IN} = -18mA			-1.2	Volts	
lik.	Input LOW Current	V _{CC} = MAX, V _{IN} = 0.4\	'			-1.0.	mA	
1 88-1	Input HIGH Current	V _{CC} = MAX, V _{IN} = 2.7\	'			50	μΑ	
h h	Input HIGH Current	V _{CC} = MAX, V _{IN} = 5.5\				1.0	mA	
	Output Off-State (High Impedance)		V _O = 0.4V			-50		
łoz	Output Current	V _{CC} = MAX	Vo = 2.4V			50	μΑ.	
Isc	Output Short Circuit Current ³	V _{CC} = MAX		- 75		-250	mA	
			Over Temperature Range			120		
icc	Supply Current	V _{CC} = MAX Outputs Open	+ 70			110	mA	
			+ 125°C			100		

Notes: 1. All typical values are T_A = 25°C, V_{CC} = 5.0V.
2. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
3. Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

SWITCHING TEST CIRCUIT



SWITCHING CHARACTERISTICS over operating range unless otherwise specified

	Description		Test Conditions	COMM	ERCIAL	MILI		
Parameters			(Note 4)	Min	Max	Min Max		Unite
PLH (Am29841, 3, 5)			C _L = 50pF	3.5	9.5	3.5	11	ns
PHL	Data (Di) to Output Yi (LE = HIG	H)		3.5	9.5	3.5	11	ns
PLH			0 000-E		12.5		14	ns
tPHL.	7		C _L = 300pF		13		15	ns
<u> </u>	Data to LE Setup Time			2.5		2.5		ns
t н	Data to LE Hold Time		C _L = 50pF	2.5		3		ns
tp _{LH} (Am29842, 4, 6)	Data (D.) to Outout (V) (LE = HIGH)		C _L = 50pF	3.5	10		12	ns
PHL	Data (D _i) to Output (∇ _i) (LE = HI	GH)	S[- 30p;	3.5	10		12	ns
тегн		 .,			12.5		14	ns
t _{PHL}	7		C _L = 300pF		13		15	ns
t _{PLH}	Data to LE Setup Time			2.5		2.5		ns
t _{PHL}	Data to LE Hold Time		- C _L = 50pF	2.5		3		ns
PLH				12		16	ns	
PHL	Latab Eschia (LE) to V	C _L = 50pF		12		16	ns	
Р	Latch Enable (LE) to Yi				16		20	ns
t _{PHL}			C _L = 300pF		16		20	ns
								ns
								กร
t _{PLH}	Propagation Delay, Preset to Yi	ata to LE Hold Time ata (D _i) to Output ($\overline{Y_i}$) (LE = HIGH) ata to LE Setup Time ata to LE Hold Time atch Enable (LE) to Y _i ropagation Delay, Preset to Y _i reset Recovery (PRE \longrightarrow) Time ropagation Delay, Clear to Y _i thear Recovery (CLR \longrightarrow) Time E Pulse Width HIGH reset Pulse Width LOW	1		12		14	ns
ts	Preset Recovery (PRE _) Tim		C _L = 50pF		14		17	ns
t _{PHL}	Propagation Delay, Clear to Yi		1		21		23	ns
ts	Clear Recovery (CLR) Time	•	1		14		17	กร
tpwH	LE Pulse Width	HIGH		6		6		ns
tpwL	Preset Pulse Width	LOW	C _L = 50pF	В		9		ns
tpwL	Clear Pulse Width	LOW	1	В		9		ns
tzH	•		C _L = 300pF		20		22	ns
t _{ZL}	Output Enable Time OF 7 to 1	v.	C[= 300pF		23		25	ns
^t ZH	Output Enable Time OE L to Yi		C _L ≈ 50pF		14		15	ns
^t ZL			O[30pi		14		15	ns
^t HZ			C _L = 50pF	L	15	L	15	ns
tLZ	Output Disable Time OF F to	Yı		<u> </u>	12	<u> </u>	12	ns
ЧZ		.,	C _L = 5pF		9		10	ns
[‡] LZ				l	9	<u> </u>	10	ns

SWITCHING CHARACTERISTICS (T_A = +25°C, V_{CC} = 5.0V)

Parameters	Description		Test Conditions (Note 4)	Min	Тур	Max	Units
tpLH (Am29841, 3, 5)			0 50:5	3.5	5.7	8	ns
tpHL	Data (D _i) to Output Y _i (LE = HIGH)		C _L = 50pF	3.5	6.2	8	ns
1PLH	Date (b)) to Suput 1, (ce = high)	ŀ			10	13	ns
tpHL	-		C _L = 300pF		10	13	ns
ts	Data to LE Setup Time		_	2.0	-0.2		ns
<u>ч</u>	Data to LE Hold Time		C _L = 50pF	2.5	0.7	 	ns
tpLH	Date to EL Tiolo Tillio			3.5	6.2	8.5	ns
(Am29842, 4, 6)			C _L ≈ 50pF	3.5	6,5	8.5	ns
tphL tpLH	Data (D _i) to Output (∇_i) (LE = HIGH	" -		3.5	10	13	ris
	\dashv	ľ	C _L = 300pF	-			
t _{PHL}	B-11 4- 15 C-1 T		·	 	10	13	ri8
<u></u>	Data to LE Setup Time		C _L = 50pF	2.5	0.3		rıs
<u>tн</u>	Data to LE Hold Time			2.5	0.2		ris
tPLH	\dashv		C _L = 50pF		7.5	10.5	ns
₹PHL	Latch Enable (LE) to Y;	-	<u>-</u>		7.5	15	ns
tPLH tPHL	Latch Enable (LE) to Y _i		C _L = 300pF			15	ns
TIL	 			-			ns
							ns
t _{PLH}	Propagation Delay, Preset to Yi				6.5	9	ns
ts	Preset Recovery (PRE) Time		C _L = 50pF		7.3	12	ns
t _{PHL}	Propagation Delay, Clear to Yi				15	18	ns
ts	Clear Recovery (CLR) Time				7.8	12	n.s
1PWH	LE Pulse Width	HIGH		4	2.5		ns
†PWL	Preset Pulse Width	LOW	C _L = 50pF	5			ns
^t PWL	Clear Pulse Width .	LOW		6			ns
†ZH		'	C _L = 300pF			17	ns.
[†] ZL	Output Enable Time OE L to Y	L	CL = 300pr			21	ns
^t zH	Output Enable Time OE (_ to 1)		C _L = 50pF		7.3	12	ns.
tzL			OL - 0001		9.7	12	ns
tHZ			Ct = 50pF		10.4	14	ns
t _{LZ}	Output Disable Time OE _ to Yi	L	<u> </u>		4.7	11	ns
tHZ			C _L = 5pF (Note 5)	<u> </u>	3.4	8	ns
t _{LZ}			(NOTO 5)		3.8	6	П8


Note: 4. See test circuit and waveforms. 5. Not tested.

SWITCHING WAVEFORMS

SET UP, HOLD, AND RELEASE TIMES


DATA 1.5V 0V 1.5V 0V WF001400

ENABLE AND DISABLE TIMES Enable Disable




- Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.
 - 2. Cross hatched area is don't care condition.
- Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.
 - S₁ and S₂ of Load Circuit are closed except where shown.

PROPAGATION DELAY



PULSE WIDTH



Note: Pulse Generator for All Pulses: Rate \leq 10MHz; $Z_O = 50\Omega$; $t_f \leq$ 2.5ns; $t_f \leq$ 2.5ns.

INPUT/OUTPUT CURRENT INTERFACE CONDITIONS

