

### GENERAL DESCRIPTION

The XRA1202/1202P is an 8-bit GPIO expander with an I<sup>2</sup>C/SMBus interface. After power-up, the XRA1202 has internal 100K ohm pull-up resistors on each I/O pin that can be individually enabled. The XRA1202P has the internal pull-up resistors enabled upon power-up in case it is necessary for the inputs to be in a known state.

In addition, the GPIOs on the XRA1202/1202P can individually be controlled and configured. As outputs, the GPIOs can be outputs that are high, low or in three-state mode. The three-state mode feature is useful for applications where the power is removed from the remote devices, but they may still be connected to the GPIO expander.

As inputs, the internal pull-up resistors can be enabled or disabled and the input polarity can be inverted. The interrupt can be programmed for different behaviors. The interrupts can be programmed to generate an interrupt on the rising edge, falling edge or on both edges. The interrupt can be cleared if the input changes back to its original state or by reading the current state of the inputs.

The XRA1202/1202P are enhanced versions of the PCA9538. The XRA1202 is pin and software compatible with the PCA9538 (note: software registers are compatible to the PCA9538, but the I<sup>2</sup>C slave address is different).

The XRA1202 is available in 16-pin QFN and 16-pin TSSOP packages. The XRA1202P is available in the 16-pin QFN package.


### FEATURES

- 1.65V to 3.6V operating voltage
- 8 General Purpose I/Os (GPIOs)
- 5V tolerant inputs
- Maximum stand-by current of 1uA at +1.8V
- I<sup>2</sup>C/SMBus bus interface
  - I<sup>2</sup>C clock frequency up to 400kHz
  - Noise filter on SDA and SCL inputs
  - Up to 16 I<sup>2</sup>C Slave Addresses
- Individually programmable inputs
  - Internal pull-up resistors
  - Polarity inversion
  - Individual interrupt enable
  - Rising edge and/or Falling edge interrupt
  - Input filter
- Individually programmable outputs
  - Output Level Control
  - Output Three-State Control
- Open-drain active low interrupt output
- Active-low reset input
- Pin and software compatible with PCA9538
- 3kV HBM ESD protection per JESD22-A114F
- 200mA latch-up performance per JESD78B

### APPLICATIONS

- Personal Digital Assistants (PDA)
- Cellular Phones/Data Devices
- Battery-Operated Devices
- Global Positioning System (GPS)
- Bluetooth

FIGURE 1. XRA1202/1202P BLOCK DIAGRAM




ORDERING INFORMATION

PART NUMBER	PACKAGE	NUMBER OF GPIOs	OPERATING TEMPERATURE RANGE	DEVICE STATUS
XRA1202IL16-F	QFN-16	8	-40°C to +85°C	Active
XRA1202IL16TR-F	QFN-16	8	-40°C to +85°C	Active
XRA1202PIL16-F	QFN-16	8	-40°C to +85°C	Active
XRA1202PIL16TR-F	QFN-16	8	-40°C to +85°C	Active
XRA1202IG16-F	TSSOP-16	8	-40°C to +85°C	Active
XRA1202IG16TR-F	TSSOP-16	8	-40°C to +85°C	Active

NOTE: TR = Tape and Reel, F = Green / RoHS

FIGURE 2. PIN OUT ASSIGNMENTS





### PIN DESCRIPTIONS

#### Pin Description

NAME	QFN-16 PIN#	TSSOP-16 PIN#	TYPE	DESCRIPTION
<b>I<sup>2</sup>C INTERFACE</b>				
SDA	13	15	I/O	I <sup>2</sup> C-bus data input/output (open-drain).
SCL	12	14	I	I <sup>2</sup> C-bus serial input clock.
IRQ#	11	13	OD	Interrupt output (open-drain, active LOW).
A0 A1	15 16	1 2	I I	These pins select the I <sup>2</sup> C slave address. See <a href="#">Table 1</a> .
RESET#	1	3	I	Reset (active LOW) - A longer than 40 ns LOW pulse on this pin will reset the internal registers and all GPIOs will be configured as inputs.
<b>GPIOs</b>				
P0 P1 P2 P3 P4 P5 P6 P7	2 3 4 5 7 8 9 10	4 5 6 7 9 10 11 12	I/O I/O I/O I/O I/O I/O I/O	General purpose I/Os P0-P7. All GPIOs are configured as inputs upon power-up or after a reset. After power-up or reset, the internal pull-up resistors are enabled for the XRA1202P. After power-up or reset, the internal pull-up resistors are disabled for the XRA1202.
<b>ANCILLARY SIGNALS</b>				
VCC	14	16	Pwr	1.65V to 3.6V VCC supply voltage.
GND	6	8	Pwr	Power supply common, ground.
GND	Center Pad	-	Pwr	The exposed pad at the bottom surface of the package is designed for thermal performance. Use of a center pad on the PCB is strongly recommended for thermal conductivity as well as to provide mechanical stability of the package on the PCB. The center pad is recommended to be solder masked defined with opening size less than or equal to the exposed thermal pad on the package bottom to prevent solder bridging to the outer leads of the device. Thermal vias must be connected to GND plane as the thermal pad of package is at GND potential.

Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.

1.0 FUNCTIONAL DESCRIPTIONS

1.1 I<sup>2</sup>C-bus Interface

The I<sup>2</sup>C-bus interface is compliant with the Standard-mode and Fast-mode I<sup>2</sup>C-bus specifications. The I<sup>2</sup>C-bus interface consists of two lines: serial data (SDA) and serial clock (SCL). In the Standard-mode, the serial clock and serial data can go up to 100 kbps and in the Fast-mode, the serial clock and serial data can go up to 400 kbps.

The first byte sent by an I<sup>2</sup>C-bus master contains a start bit (SDA transition from HIGH to LOW when SCL is HIGH), 7-bit slave address and whether it is a read or write transaction. The next byte is the sub-address that contains the address of the register to access. The XRA120x responds to each write with an acknowledge (SDA driven LOW by XRA1202/1202P for one clock cycle when SCL is HIGH). The last byte sent by an I<sup>2</sup>C-bus master contains a stop bit (SDA transition from LOW to HIGH when SCL is HIGH). See Figures 3 - 5 below. For complete details, see the I<sup>2</sup>C-bus specifications.

FIGURE 3. I<sup>2</sup>C START AND STOP CONDITIONS




FIGURE 4. MASTER WRITES TO SLAVE





FIGURE 5. MASTER READS FROM SLAVE



### 1.1.1 I<sup>2</sup>C-bus Addressing

There could be many devices on the I<sup>2</sup>C-bus. To distinguish itself from the other devices on the I<sup>2</sup>C-bus, the XRA1202/1202P has up to 16 I<sup>2</sup>C slave addresses using the A1-A0 address lines. **Table 1** below shows the different addresses that can be selected.

**TABLE 1: I<sup>2</sup>C ADDRESS MAP**

A1	A0	I <sup>2</sup> C ADDRESS
SCL	GND	0x20 (0010 000X)
SCL	VCC	0x22 (0010 001X)
SDA	GND	0x24 (0010 010X)
SDA	VCC	0x26 (0010 011X)
SCL	SCL	0x30 (0011 000X)
SCL	SDA	0x32 (0011 001X)
SDA	SCL	0x34 (0011 010X)
SDA	SDA	0x36 (0011 011X)
GND	GND	0x40 (0100 000X)
GND	VCC	0x42 (0100 001X)
VCC	GND	0x44 (0100 010X)
VCC	VCC	0x46 (0100 011X)
GND	SCL	0x50 (0101 000X)
GND	SDA	0x52 (0101 001X)
VCC	SCL	0x54 (0101 010X)
VCC	SDA	0x56 (0101 011X)

### 1.1.2 I<sup>2</sup>C Read and Write

A read or write transaction is determined by bit-0 of the slave address. If bit-0 is '0', then it is a write transaction. If bit-0 is '1', then it is a read transaction.

### 1.1.3 I<sup>2</sup>C Command Byte

An I<sup>2</sup>C command byte is sent by the I<sup>2</sup>C master following the slave address. The command byte indicates the address offset of the register that will be accessed. **Table 2** below lists the command bytes for each register.

**TABLE 2: I<sup>2</sup>C COMMAND BYTE (REGISTER ADDRESS)**

COMMAND BYTE	REGISTER NAME DESCRIPTION	READ/WRITE	DEFAULT VALUES
0x00	GSR - GPIO State	Read-Only	0xXX
0x01	OCR - Output Control	Read/Write	0xFF
0x02	PIR - Input Polarity Inversion	Read/Write	0x00
0x03	GCR - GPIO Configuration	Read/Write	0xFF
0x04	PUR - Input Internal Pull-up Resistor Enable/Disable	Read/Write	0x00 (XRA1202) 0xFF (XRA1202P)
0x05	IER - Input Interrupt Enable	Read/Write	0x00
0x06	TSCR - Output Three-State Control	Read/Write	0x00
0x07	ISR - Input Interrupt Status	Read	0x00
0x08	REIR - Input Rising Edge Interrupt Enable	Read/Write	0x00
0x09	FEIR - Input Falling Edge Interrupt Enable	Read/Write	0x00
0x0A	IFR - Input Filter Enable/Disable	Read/Write	0xFF



1.2 Interrupts

The table below summarizes the interrupt behavior of the different register settings for the XRA1202/1202P.

TABLE 3: INTERRUPT GENERATION AND CLEARING

GCR BIT	IER BIT	REIR BIT	FEIR BIT	IFR BIT	INTERRUPT GENERATED BY:	INTERRUPT CLEARED BY:
1	0	X	X	X	No interrupts enabled (default)	N/A
1	1	0	0	0	A rising or falling edge on the input	Reading the GSR register or if the input changes back to its previous state (state of input during last read to GSR)
				1	A rising or falling edge on the input and remains in the new state for more than 1075ns	
1	1	1	0	0	A rising edge on the input	Reading the GSR register
				1	A rising edge on the input and remains high for more than 1075ns	
1	1	0	1	0	A falling edge on the input	Reading the GSR register
				1	A falling edge on the input and remains low for more than 1075ns	
1	1	1	1	0	A rising or falling edge on the input	Reading the GSR register
				1	A rising or falling edge on the input and remains in the new state for more than 1075ns	
0	x	x	x	x	No interrupts in output mode	N/A

## 2.0 REGISTER DESCRIPTION

### 2.1 *GPIO State Register (GSR) - Read-Only*

The status of P7 - P0 can be read via this register. A read will show the current state of these pins (or the inverted state of these pins if enabled via the PIR Register). Reading this register will clear an input interrupt (see [Table 3](#) for complete details). Reading this register will also return the last value written to the OCR register for any pins that are configured as outputs (ie. this is not the same as the state of the actual output pin since the output pin can be in three-state mode). A write to this register has no effect. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.2 *Output Control Register (OCR) - Read/Write*

When P7 - P0 are defined as outputs, they can be controlled by writing to this register. Reading this register will return the last value written to it, however, this value may not be the actual state of the output pin since these pins can be in three-state mode. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.3 *Input Polarity Inversion Register (PIR) - Read/Write*

When P7 - P0 are defined as inputs, this register inverts the polarity of the input value read from the Input Port Register. If the corresponding bit in this register is set to '1', the value of this bit in the GSR Register will be the inverted value of the input pin. If the corresponding bit in this register is set to '0', the value of this bit in the GSR Register will be the actual value of the input pin. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.4 *GPIO Configuration Register (GCR) - Read/Write*

This register configures the GPIOs as inputs or outputs. After power-up and reset, the GPIOs are inputs. Setting these bits to '0' will enable the GPIOs as outputs. Setting these bits to '1' will enable the GPIOs as inputs. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.5 *Input Internal Pull-up Enable/Disable Register (PUR) - Read/Write*

This register enables/disables the internal pull-up resistors for an input. After power-up and reset, the internal pull-up resistors are disabled for the XRA1202. Writing a '1' to these bits will enable the internal pull-up resistors. After power-up and reset, the internal pull-up resistors are enabled for the XRA1202P. Writing a '0' to these bits will disable the internal pull-up resistors. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.6 *Input Interrupt Enable Register (IER) - Read/Write*

This register enables/disables the interrupts for an input. After power-up and reset, the interrupts are disabled. Writing a '1' to these bits will enable the interrupt for the corresponding input pins. See [Table 3](#) for complete details of the interrupt behavior for various register settings. No interrupts are generated for outputs when GCR bit is 0. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.7 *Output Three-State Control Register (TSCR) - Read/Write*

This register can enable/disable the three-state mode of an output. Writing a '1' to these bits will enable the three-state mode for the corresponding output pins. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### 2.8 *Input Interrupt Status Register (ISR) - Read-Only*

This register reports the input pins that have generated an interrupt. See [Table 3](#) for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.





### **2.9 Input Rising Edge Interrupt Enable Register (REIR) - Read/Write**

Writing a '1' to these bits will enable the corresponding input to generate an interrupt on the rising edge. See **Table 3** for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### **2.10 Input Falling Edge Interrupt Enable Register (FEIR) - Read/Write**

Writing a '1' to these bits will enable the corresponding input to generate an interrupt on the falling edge. Writing a '1' to these bits will make that input generate an interrupt on the rising edge only. See **Table 3** for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

### **2.11 Input Filter Enable Register (IFR) - Read/Write**

By default, the input filters are enabled (IFR = 0xFF). When the input filters are enabled, any pulse that is greater than 1075ns will generate an interrupt (if enabled). Pulses that are less than 225ns will be filtered and will not generate an interrupt. Pulses in between this range may or may not generate an interrupt. Writing a '0' to these bits will disable the input filter for the corresponding inputs. With the input filters disabled, any change on the inputs will generate an interrupt (if enabled). See **Table 3** for complete details of the interrupt behavior for various register settings. The MSB of this register corresponds with P7 and the LSB of this register corresponds with P0.

**ABSOLUTE MAXIMUM RATINGS**

Power supply voltage	3.6 Volts
Supply current	160 mA
Ground current	200 mA
External current limit of each GPIO	25 mA
Total current limit for GPIO[7:0]	100 mA
Total supply current sourced by all GPIOs	160 mA
Operating Temperature	-40° to +85°C
Storage Temperature	-65° to +150°C
Power Dissipation	200 mW

**TYPICAL PACKAGE THERMAL RESISTANCE DATA (MARGIN OF ERROR: ± 15%)**

Thermal Resistance (16-QFN)	theta-ja = 40°C/W, theta-jc = 26°C/W
Thermal Resistance (16-TSSOP)	theta-ja = 105°C/W, theta-jc = 20°C/W

## ELECTRICAL CHARACTERISTICS

### DC ELECTRICAL CHARACTERISTICS

UNLESS OTHERWISE NOTED: TA = -40° TO +85°C, VCC IS 1.65V TO 3.6V

SYMBOL	PARAMETER	LIMITS 1.8V ± 10%		LIMITS 2.5V ± 10%		LIMITS 3.3V ± 10%		UNITS	CONDITIONS
		MIN	MAX	MIN	MAX	MIN	MAX		
V <sub>IL</sub>	Input Low Voltage	-0.3	0.3VCC	-0.3	0.3VCC	-0.3	0.3VCC	V	Note 1
V <sub>IL</sub>	Input Low Voltage	-0.3	0.2	-0.3	0.5	-0.3	0.8	V	Note 2
V <sub>IH</sub>	Input High Voltage	1.3	VCC	1.8	VCC	2.3	VCC	V	Note 1
V <sub>IH</sub>	Input High Voltage	1.4	5.5	1.8	5.5	2.0	5.5	V	Note 2
V <sub>OL</sub>	Output Low Voltage		0.4		0.4		0.4	V V V	I <sub>OL</sub> = 3 mA I <sub>OL</sub> = 3 mA I <sub>OL</sub> = 3 mA Note 3
V <sub>OL</sub>	Output Low Voltage		0.5		0.5		0.5	V	I <sub>OL</sub> = 8 mA Note 4
V <sub>OL</sub>	Output Low Voltage		0.4		0.4		0.4	V V V	I <sub>OL</sub> = 6 mA I <sub>OL</sub> = 4 mA I <sub>OL</sub> = 1.5 mA Note 5
V <sub>OH</sub>	Output High Voltage	1.2		1.8		2.6		V V V	I <sub>OH</sub> = -8 mA I <sub>OH</sub> = -8 mA I <sub>OH</sub> = -8 mA Note 4
I <sub>IL</sub>	Input Low Leakage Current		±10		±10		±10	uA	
I <sub>IH</sub>	Input High Leakage Current		±10		±10		±10	uA	
I <sub>CC</sub>	Power Supply Current		50		100		200	uA	Test 1
I <sub>CC</sub>	Power Supply Current		150		250		500	uA	Test 2
I <sub>CCS</sub>	Standby Current		1		2		5	uA	Test 3
C <sub>IN</sub>	Input Pin Capacitance		5		5		5	pF	
R <sub>GPIO</sub>	GPIO pull-up resistance	60	140	60	140	60	140	kΩ	100kΩ ± 40%
R <sub>RESET#</sub>	Reset# pull-up resistance	35	85	35	85	35	85	kΩ	60kΩ ± 40%

**NOTES:**

1. For I<sup>2</sup>C input signals (SDA, SCL);
2. For GPIOs, A0, A1 and A2 signals;
3. For I<sup>2</sup>C output signal SDA;
4. For GPIOs;
5. For IRQ# signal;

Test 1: SCL frequency is 400 KHz with internal pull-ups disabled. All GPIOs are configured as inputs. All inputs are steady at VCC or GND. Outputs are floating or in the tri-state mode.

Test 2: SCL frequency is 400 KHz with internal pull-ups enabled. All GPIOs are configured as inputs. All inputs are steady at VCC or GND. Outputs are floating or in the tri-state mode.

Test 3: All inputs are steady at VCC or GND to minimize standby current. If internal pull-up is enabled, input voltage level should be the same as VCC. All GPIOs are configured as inputs. SCL and SDA are at VCC. Outputs are left floating or in tri-state mode.

**AC ELECTRICAL CHARACTERISTICS**

Unless otherwise noted:  $T_A = -40^{\circ}$  to  $+85^{\circ}$ C,  $V_{CC} = 1.65V - 3.6V$

SYMBOL	PARAMETER	STANDARD MODE		FAST MODE		UNIT
		I <sup>2</sup> C-Bus		I <sup>2</sup> C-Bus		
		MIN	MAX	MIN	MAX	
f <sub>SCL</sub>	Operating frequency	0	100	0	400	kHz
T <sub>BUF</sub>	Bus free time between STOP and START	4.7		1.3		μs
T <sub>HD;STA</sub>	START condition hold time	4.0		0.6		μs
T <sub>SU;STA</sub>	START condition setup time	4.7		0.6		μs
T <sub>HD;DAT</sub>	Data hold time	0		0		ns
T <sub>VD;ACK</sub>	Data valid acknowledge		0.6		0.6	μs
T <sub>VD;DAT</sub>	SCL LOW to data out valid		0.6		0.6	ns
T <sub>SU;DAT</sub>	Data setup time	250		150		ns
T <sub>LOW</sub>	Clock LOW period	4.7		1.3		μs
T <sub>HIGH</sub>	Clock HIGH period	4.0		0.6		μs
T <sub>F</sub>	Clock/data fall time		300		300	ns
T <sub>R</sub>	Clock/data rise time		1000		300	ns
T <sub>SP</sub>	Pulse width of spikes tolerance	50		50		ns
T <sub>D1</sub>	I <sup>2</sup> C-bus GPIO output valid		0.2		0.2	μs
T <sub>D4</sub>	I <sup>2</sup> C input pin interrupt valid		4		4	μs
T <sub>D5</sub>	I <sup>2</sup> C input pin interrupt clear		4		4	μs
T <sub>D15</sub>	SCL delay after reset	3		3		μs

FIGURE 6. I<sup>2</sup>C-BUS TIMING DIAGRAM




FIGURE 7. WRITE TO OUTPUT






FIGURE 8. GPIO PIN INTERRUPT




**PACKAGE DIMENSIONS (16 PIN QFN - 3 X 3 X 0.9 mm, 0.50 PITCH)**



Note: The control dimension is in millimeter.

SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.031	0.039	0.80	1.00
A1	0.000	0.002	0.00	0.05
A3	0.000	0.008	0.00	0.20
D	0.118 BSC		3.00 BSC	
D2	0.063	0.071	1.60	1.80
b	0.010	0.014	0.25	0.35
e	0.020 BSC		0.50 BSC	
L	0.012	0.020	0.30	0.50
$\theta$	0	14°	0	14°
k	0.008	-	0.20	-

**PACKAGE DIMENSIONS (16 PIN TSSOP - 4.4 mm)**



Note: The control dimension is in millimeter.

SYMBOL	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.031	0.047	0.80	1.20
A1	0.002	0.006	0.05	0.15
A2	0.031	0.037	0.80	0.95
b	0.007	0.012	0.19	0.30
C	0.004	0.008	0.09	0.2
D	0.193	0.201	4.90	5.10
E	0.240	0.264	6.30	6.60
E1	0.169	0.177	4.30	4.50
e	0.0256 BSC		0.65 BSC	
L	0.018	0.030	0.45	0.75
α	0°	8°	0°	8°

**REVISION HISTORY**

DATE	REVISION	DESCRIPTION
September 2011	1.0.0	Initial released datasheet for XRA1202.
April 2013	1.0.1	Added new XRA1202P part numbers: XRA1202PIL16-F and XRA1202PIL16TR-F.

**NOTICE**

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2013 EXAR Corporation

Datasheet April 2013.

Send your UART technical inquiry with technical details to hotline: [uarttechsupport@exar.com](mailto:uarttechsupport@exar.com).

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.