


Zilog

Z08470 Customer
Procurement Spec (CPS)

GENERAL DESCRIPTION

The Z80 DART (Dual-Channel Asynchronous Receiver/Transmitter) is a dual-channel, multifunction peripheral component that satisfies a wide variety of asynchronous serial data communications requirements in microcomputer systems. The Z80 DART is used as a serial-to-parallel, parallel-to-serial, converter/controller in asynchronous applications. In addition, the device also provides modem controls for both channels. In applications where modem controls are not needed, these lines can be used for general-purpose I/O.



40-Pin Dual-In-Line Package (DIP),
Pin Assignments

Z80 is a registered trademark of Zilog, Inc.

Copyright 1986 by Zilog, Inc.
All rights reserved. Specifications (parameters) on products delivered in the future are subject to change without notice. All parameters are tested, except those which are characterized or guaranteed by design.

Zilog, Inc. 1315 Dell Ave. Campbell, California 95008
Telephone (408) 370-8000 TWX 910-338-7621

00-2847-01

(MARC0M) DC2847 DOCUMENT CONTROL
MASTER

DC CHARACTERISTICS


Symbol	Parameter	Min	Max	Units	Test Conditions
V _{CC}	Clock Input Low Voltage	-0.2*	+0.45*	V	V _{CC} = 2.0 mA 0.4 < V _{IN} < 2.0 V 0.4 < V _{OUT} < 2.0 V P _{AV} < 100 mW
V _{CC}	Clock Input High Voltage	V _{CC} - 0.8*	+0.85*	V	
V _{IN}	Input Low Voltage	-0.2*	+0.18*	V	
V _{IN}	Input High Voltage	+2.0*	+0.85*	V	
V _{OUT}	Output Low Voltage	+0.4*	+0.4*	V	
V _{OH}	Output High Voltage	+2.4*	V	V	
I _{OL}	Input/3-State Output Leakage Current	-10*	+10*	µA	
I _{OH}	Input/3-State Output Leakage Current	-10*	+10*	µA	
I _{CC}	Power Supply Current	-	100*	mA	
V _{CC}	V _{CC} - 0.5V to V _{CC} - 0.1V, 2.0 mA	-	-	-	

* Tested
 † Guaranteed by Design
 ‡ Guaranteed by Characterization

AC CHARACTERISTICS*

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T _{DC}	Clock Cycle Time	250*	4000*	185*	4000*
2	T _{HCH}	Clock Width (High)	105*	2000*	70*	2000*
3	T _{TC}	Clock Fall Time	-	30*	-	15*
4	T _{CC}	Clock Rise Time	-	30*	-	15*
5	T _{HCL}	Clock Width (Low)	105*	2000*	70*	2000*
6	T _{ANDQ}	CE, C _{EN} Setup to Clock Setup Time	145*	-	80*	-
7	T _{ANDQ}	RETR, RD to Clock Setup Time	115*	-	80*	-
8	T _{ANDQ}	Clock 1 to Data Out Delay	-	220*	-	150*
9	T _{ANDQ}	Data In to Clock Setup (Write or Hit Cycle)	50*	-	30*	-
10	T _{ANDQ}	RD to Data Out Read Delay	-	110*	-	80*
11	T _{ANDQ}	RETR to Data Out Delay (RETRCK Cycle)	-	180*	-	100*
12	T _{AL1Q}	RT1 to Clock Setup Time	80*	-	75*	-
13	T _{AL1Q}	RT1 to REFO Setup Time (RETRCK Cycle)	140*	-	120*	-
14	T _{AL1Q}	RT1 to REFO Delay (format before hit)	180*	-	180*	-
15	T _{AL1Q}	RT1 to REFO Delay (after ED decode)	100*	-	70*	-
16	T _{AL1Q}	RT1 to REFO Delay	100*	-	70*	-
17	T _{AL1Q}	Clock 1 to RT1 Delay	200*	-	150*	-
18	T _{AL1Q}	RETR or CE 1 to W/RDY Delay (Ready Mode)	210*	-	175*	-
19	T _{AL1Q}	Clock 1 to W/RDY Delay (Ready Mode)	120*	-	100*	-
20	T _{AL1Q}	Clock 1 to W/RDY Read Delay (Hit Mode)	130*	-	110*	-

* Units in microseconds (µs)
 † Tested
 ‡ Guaranteed by Design
 ‣ Guaranteed by Characterization



AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T _{WH}	Pulse Width (High)	200*	200*	-	-
2	T _{WL}	Pulse Width (Low)	200*	200*	-	-
3	T _{CHC}	CE Cycle Time	400*	300*	300*	300*
4	T _{WCL}	CE Width (Low)	180*	100*	100*	100*
5	T _{WCH}	CE Width (High)	180*	100*	100*	100*
6	T _{TRCHD}	RT1 to RD Delay	300*	220*	-	-
7	T _{TRCHD}	RT1 to W/RDY Delay (Ready Mode)	5*	5*	5*	5*
8	T _{TRCHD}	RT1 to RT1 Delay	5*	5*	5*	5*
9	T _{TRCH}	RETR Cycle Time	400*	300*	300*	300*
10	T _{TRCH}	RETR Width (Low)	180*	100*	100*	100*
11	T _{TRCH}	RETR Width (High)	180*	100*	100*	100*
12	T _{TRCH}	RD to RETR Setup Time (Hit Mode)	0*	0*	0*	0*
13	T _{TRCH}	RD Hold Time (Hit Mode)	140*	100*	-	-
14	T _{TRCH}	RETR to W/RDY Delay (Ready Mode)	10*	13*	10*	13*
15	T _{TRCH}	RETR to RT1 Delay	10*	13*	10*	13*

* In all modes, the System Clock rate must be at least five times the maximum data rate. RESET must be active a minimum of one complete clock cycle.
 † Units equal to System Clock Period.
 ‡ Units in microseconds (µs)
 ‣ Tested
 ․ Guaranteed by Design
 ‥ Guaranteed by Characterization