


MTTL MC7400P series  
MTTL MC5400L/7400L series


DUAL 4-INPUT "NAND"  
BUFFER

MC5440L\*  
MC7440P,L\*

1/2 OF CIRCUIT SHOWN



This device consists of two 4-input NAND power gate circuits. Each gate is designed for driving high fan-out loads (30).



Positive Logic:  $6 = 1 + 2 + 4 + 5$   
Negative Logic:  $6 = 1 + 2 + 4 + 5$


Input Loading Factor = 1  
Output Loading Factor = 30

Total Power Dissipation = 60 mW typ/pkg  
Propagation Delay Time = 13 ns typ

\* L suffix = TO-116 ceramic package (Case 632)  
P suffix = TO-116 plastic package (Case 606)  
See General Information section for package outline dimensions.

SWITCHING TIME TEST CIRCUIT


VOLTAGE WAVEFORMS AND DEFINITIONS



11-12

**ELECTRICAL CHARACTERISTICS**

Test procedures are shown for only one gate. The other gate is tested in the same manner. Further, test procedures are shown for only one input of the gate under test. To complete testing, sequence through the remaining inputs.



MC5440  
MC7440

Characteristic	Symbol	Pin Under Test	MC5440 Test Limits -55 to +125°C		MC7440 Test Limits 0 to +70°C		TEST CURRENT/VOLTAGE VALUES (All Temperatures)																	
			Min	Max	Unit	Min	Max	Volts																
									I <sub>CC</sub>	I <sub>OH</sub>	V <sub>IL</sub>	V <sub>OL</sub>	V <sub>IN</sub>	V <sub>IS</sub>	V <sub>IN1</sub>	V <sub>IS1</sub>	V <sub>IN2</sub>	V <sub>IS2</sub>	V <sub>IN1</sub>	V <sub>IS1</sub>	V <sub>IN2</sub>	V <sub>IS2</sub>	V <sub>CC</sub>	V <sub>CCH</sub>
Inputs Forwarded Current	I <sub>F</sub>	1	-	-1.6	mAdc	-	-1.6	mAdc	-	1	-	-	2.4, 5	-	-	-	-	-	-	-	-	-	14	7*
Leakage Current	I <sub>R1</sub>	1	-	40	μAdc	-	40	μAdc	-	-	1	-	-	-	-	-	-	-	-	-	-	-	14	2.4, 5, 7*
	I <sub>R2</sub>	1	-	1.0	mAdc	-	1.0	mAdc	-	-	1	-	-	-	-	-	-	-	-	-	-	-	14	2.4, 5, 7*
	V <sub>OL</sub>	6	-	0.4	Vdc	-	0.4	Vdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	7*
V <sub>OH</sub>	6	2.4	-	Vdc	2.4	-	Vdc	2.4	-	-	-	-	2.4, 5	-	-	-	-	-	-	-	-	14	7*	
Short-Circuit Current	I <sub>SC</sub>	6	-20	-70	mAdc	-18	-70	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	1.2, 4, 5, 6, 7*
Power Requirements (Total Device) Power Supply Drain	I <sub>PDH</sub>	14	-	29	mAdc	-	29	mAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-
Switching Parameters	t <sub>PD1</sub>	14	-	6.8	nAdc	-	6.8	nAdc	-	-	-	-	-	-	-	-	-	-	-	-	-	-	14	-
	t <sub>pd</sub>	1.6	-	15**	ns	-	15**	ns	-	-	2.4, 5	-	-	-	-	-	-	-	-	-	-	-	14	7*
t <sub>pd</sub>	1.6	-	29**	ns	-	29**	ns	-	-	2.4, 5	-	-	-	-	-	-	-	-	-	-	-	-	14	7*

\*Ground inputs to gate not under test.  
\*\*Tested only at 25°C.