


# Half Bridge Gate Driver (Isolated High & Non-Isolated Low) NCD57200



SOIC-8 NB  
CASE 751-07

The NCD57200 is a high voltage gate driver with one non-isolated low side gate driver and one galvanically isolated high or low side gate driver. It can directly drive two IGBTs in a half bridge configuration. Isolated high side driver can be powered with an isolated power supply or with Bootstrap technique from the low side power supply.

The galvanic isolation for the high side gate driver guarantees reliable switching in high power applications for IGBTs that operate up to 800 V, at high dv/dt. The optimized output stages provide a mean of reducing IGBT losses. Its features include two independent inputs with deadtime and interlock, accurate asymmetric UVLOs, and short and matched propagation delays. The NCD57200 operates with its  $V_{DD}/V_{BS}$  up to 20 V.


## Features

- High Peak Output Current (+1.9 A/-2.3 A)
- Low Output Voltage Drop for Enhanced IGBT Conduction
- Floating Channel for Bootstrap Operation up to +800 V
- CMTI up to 100 kV/ $\mu$ s
- Reliable Operation for  $V_S$  Negative Swing to -800 V
- $V_{DD}$  &  $V_{BS}$  Supply Range up to 20 V
- 3.3 V, 5 V, and 15 V Logic Input
- Asymmetric Under Voltage Lockout Thresholds for High Side and Low Side
- Matched Propagation Delay 90 ns
- Built-in 20 ns Minimum Pulse Width Filter (or Input Noise Filter)
- Built-in 340 ns Dead-Time and High and Low Inputs Interlock
- Non-Inverting Output Signal
- This Device is Pb-Free, Halogen Free/BFR Free and is RoHS Compliant

## Typical Applications


- Fans, Pumps
- Home Appliances
- Consumer Electronics
- General Purpose Half Bridge Applications

## MARKING DIAGRAM



|          |                        |
|----------|------------------------|
| NCD57200 | = Specific Device Code |
| A        | = Assembly Location    |
| L        | = Wafer Lot            |
| Y        | = Year                 |
| W        | = Work Week            |
| ▪        | = Pb-Free Package      |

## PIN CONNECTIONS



## ORDERING INFORMATION

See detailed ordering and shipping information on page 15 of this data sheet.

# NCD57200




Figure 1. Simplified Block Diagram




Figure 2. Simplified Application Schematics

# NCD57200

**Table 1. FUNCTION DESCRIPTION**

| Pin Name        | No. | I/O   | Description  |
|-----------------|-----|-------|--|
| V <sub>DD</sub> | 1   | Power | Low side and main power supply. A good quality bypassing capacitor is required from this pin to GND and should be placed close to the pins for best results.<br>The under voltage lockout (UVLO) circuit enables the device to operate at power on when a typical supply voltage higher than V <sub>UVLO1-OUT-ON</sub> is present. Please see Figure 5 for more details. A filter time t <sub>UVF1</sub> helps to suppress noise on V <sub>DD</sub> pin.                         |
| HIN             | 2   | I     | High side non-inverting gate driver input. It has an equivalent pull-down resistor of 125 kΩ to ensure that output is low in the absence of an input signal.<br>A minimum positive or negative going pulse width is required at HIN before HO reacts.<br>It adopts 3.3 V logic signal thresholds for input voltage up to V <sub>DD</sub> .<br>There is deadtime and interlocking logic between HIN and LIN.  |
| LIN             | 3   | I     | Low side non-inverting gate driver input. It has an equivalent pull-down resistor of 125 kΩ to ensure that output is low in the absence of an input signal.<br>A minimum positive or negative going pulse width is required at LIN before LO reacts.<br>It adopts 3.3 V logic signal thresholds for input voltage up to V <sub>DD</sub> .<br>There is deadtime and interlocking logic between HIN and LIN.   |
| GND             | 4   | Power | Logic ground and low side driver return.   |
| LO              | 5   | O     | Low side driver output that provides the appropriate drive voltage and source/sink current to the IGBT gate. LO is actively pulled low during startup and under UVLO1 condition. There is deadtime and interlocking logic to prevent unintended HO and LO cross conduction.  |
| V <sub>S</sub>  | 6   | Power | Bootstrap return or high side floating supply offset.  |
| HO              | 7   | O     | Galvanically isolated high side driver output that provides the appropriate drive voltage and source/sink current to the IGBT gate. HO is actively pulled low during startup and under UVLOx condition. There is deadtime and interlocking logic to prevent unintended HO and LO cross conduction.   |
| V <sub>B</sub>  | 8   | Power | Bootstrap or high side floating power supply. A good quality bypassing capacitor is required from this pin to V <sub>S</sub> and should be placed close to the pins for best results.<br>The under voltage lockout (UVLO) circuit enables the device to operate at power on when a typical supply voltage higher than V <sub>UVLO2-OUT-ON</sub> is present. Please see Figure 5 for more details. A filter time t <sub>UVF2</sub> helps to suppress noise on V <sub>B</sub> pin. |

**Table 2. SAFETY AND INSULATION RATINGS**

| Symbol                | Parameter   | Min                     | Typ | Max | Unit            |
|-----------------------|---|-------------------------|-----|-----|-----------------|
|                       | Installation Classifications per DIN VDE 0110/1.89<br>Table 1 Rated Mains Voltage | < 150 V <sub>RMS</sub>  | -   | -   | -               |
|                       |   | < 300 V <sub>RMS</sub>  | -   | -   | -               |
|                       |   | < 450 V <sub>RMS</sub>  | -   | -   | -               |
|                       |   | < 600 V <sub>RMS</sub>  | -   | -   | -               |
|                       |   | < 1000 V <sub>RMS</sub> | -   | -   | -               |
| CTI                   | Comparative Tracking Index (DIN IEC 112/VDE 0303 Part 1)                          | 600                     | -   | -   |                 |
| V <sub>IORM</sub>     | Maximum Working Insulation Voltage  | 800                     | -   | -   | V <sub>PK</sub> |
| E <sub>CR</sub>       | External Creepage   | 4.0                     | -   | -   | mm              |
| E <sub>CL</sub>       | External Clearance  | 4.0                     | -   | -   | mm              |
| DTI                   | Insulation Thickness  | 8.65                    | -   | -   | μm              |
| T <sub>Case</sub>     | Safety Limit Values – Maximum Values in Failure; Case Temperature                 | 150                     | -   | -   | °C              |
| P <sub>S,INPUT</sub>  | Safety Limit Values – Maximum Values in Failure; Input Power                      | 75                      | -   | -   | mW              |
| P <sub>S,OUTPUT</sub> | Safety Limit Values – Maximum Values in Failure; Output Power                     | 1335                    | -   | -   | mW              |
| R <sub>IO</sub>       | Insulation Resistance at TS, V <sub>IO</sub> = 500 V                              | 10 <sup>9</sup>         | -   | -   | Ω               |

# NCD57200

**Table 3. ABSOLUTE MAXIMUM RATINGS** (Note 1) Over operating free-air temperature range unless otherwise noted

| Parameter   | Symbol      | Minimum     | Maximum        | Unit |
|---|-------------|-------------|----------------|------|
| High-Side Offset Voltage (see Figure 2)   | $V_S$       | -900        | 900            | V    |
| High-Side Supply Voltage (see Figure 2)   | $V_B$       | -900        | 900            | V    |
| Low-Side Supply Voltage   | $V_{DD}$    | -0.3        | 25             | V    |
| High-Side Floating Supply Voltage   | $V_{BS}$    | -0.3        | 25             | V    |
| High-Side Output Voltage (HO) (see Figure 2)                                      | $V_{HO}$    | $V_S - 0.3$ | $V_{BS} + 0.3$ | V    |
| Low-Side Output Voltage (LO)  | $V_{LO}$    | -0.3        | $V_{DD} + 0.3$ | V    |
| Logic Input Voltage (HIN, LIN)  | $V_{IN}$    | -0.3        | $V_{DD} + 0.3$ | V    |
| Allowable Offset Voltage Slew Rate (see Figure 32)                                | $dV_S/dt$   |             | $\pm 100$      | V/ns |
| Maximum Junction Temperature  | $T_J(\max)$ | -40         | 150            | °C   |
| Storage Temperature Range   | TSTG        | -65         | 150            | °C   |
| ESD Capability, Human Body Model (Note 2)   | ESDHBM      |             | $\pm 4$        | kV   |
| ESD Capability, Charged Device Model (Note 2)                                     | ESDCDM      |             | $\pm 2$        | kV   |
| Moisture Sensitivity Level  | MSL         |             | 1              | -    |
| Lead Temperature Soldering Reflow<br>(SMD Styles Only), Pb-Free Versions (Note 3) | TSLD        |             | 260            | °C   |

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
2. This device series incorporates ESD protection and is tested by the following methods:  
 ESD Human Body Model tested per AEC-Q100-002 (EIA/JESD22-A114).  
 ESD Charged Device Model tested per AEC-Q100-011 (EIA/JESD22-C101).  
 Latchup Current Maximum Rating:  $\leq 100$  mA per JEDEC standard: JESD78, 125°C.
3. For information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

**Table 4. THERMAL CHARACTERISTICS**

| Parameter  | Symbol          | Value | Unit |
|--|-----------------|-------|------|
| Thermal Characteristics, SOIC-8 (Note 4)<br>Thermal Resistance, Junction-to-Air (Note 5) | $R_{\theta JA}$ | 167   | °C/W |

4. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
5. Values based on copper area of 100 mm<sup>2</sup> (or 0.16 in<sup>2</sup>) of 1 oz copper thickness and FR4 PCB substrate.

**Table 5. RECOMMENDED OPERATING RANGES** (Note 6)

| Parameter                                    | Symbol   | Min           | Max        | Unit |
|--|----------|---------------|------------|------|
| High-Side Floating Supply Voltage            | $V_{BS}$ | $V_S + UVLO2$ | $V_S + 20$ | V    |
| High-Side Offset Voltage (see Figure 2)      | $V_S$    | -800          | 800        | V    |
| High-Side Output Voltage (HO) (see Figure 2) | $V_{HO}$ | $V_S$         | $V_{BS}$   | V    |
| Low-Side Output Voltage (LO)                 | $V_{LO}$ | GND           | $V_{DD}$   | V    |
| Logic Input Voltage (HIN, LIN)               | $V_{IN}$ | GND           | $V_{DD}$   | V    |
| Low-Side Supply Voltage                      | $V_{DD}$ | UVLO1         | 20         | V    |
| Ambient Temperature                          | $T_A$    | -40           | +125       | °C   |

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

6. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

# NCD57200

**Table 6. ELECTRICAL CHARACTERISTICS**  $V_{DD} = V_{BS} = 15\text{ V}$ .

For typical values  $T_A = 25^\circ\text{C}$ , for min/max values,  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.

| Parameter  | Test Conditions  | Symbol                             | Min  | Typ  | Max        | Unit          |
|--|--|------------------------------------|------|------|------------|---------------|
| <b>VOLTAGE SUPPLY</b>                                      |  |                                    |      |      |            |               |
| $V_{BS}$ Supply Under Voltage Output Enabled               |  | $V_{UVLO2-OUT-ON}$                 | 11   | 11.5 | 12         | V             |
| $V_{BS}$ Supply Under Voltage Output Disabled              |  | $V_{UVLO2-OUT-OFF}$                | 10   | 10.5 | 11         | V             |
| $V_{BS}$ Supply Voltage Output Enabled/Disabled Hysteresis |  | $V_{UVLO2-HYST}$                   | 0.5  | 1.0  | 1.2        | V             |
| $V_{DD}$ Supply Under Voltage Output Enabled               |  | $V_{UVLO1-OUT-ON}$                 | 12   | 12.5 | 13         | V             |
| $V_{DD}$ Supply Under Voltage Output Disabled              |  | $V_{UVLO1-OUT-OFF}$                | 11   | 11.5 | 12         | V             |
| $V_{DD}$ Supply Voltage Output Enabled/Disabled Hysteresis |  | $V_{UVLO1-HYST}$                   | 0.5  | 1.0  | 1.2        | V             |
| Leakage Current Between $V_S$ and GND                      | $V_S = \pm 800\text{ V}$ , $T_A = 25^\circ\text{C}$<br>$V_S = \pm 800\text{ V}$ , $T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$ | $I_{HV\_LEAK1}$<br>$I_{HV\_LEAK2}$ |      | 20   | 200<br>600 | nA            |
| Quiescent Current $V_{BS}$ Supply ( $V_B$ Only)            | HO = Low   | $I_{QBS1}$                         |      | 260  | 325        | $\mu\text{A}$ |
| Quiescent Current $V_{BS}$ Supply ( $V_B$ Only)            | HO = High  | $I_{QBS2}$                         |      | 330  | 440        | $\mu\text{A}$ |
| Quiescent Current $V_{DD}$ Supply ( $V_{DD}$ Only)         | $V_{LIN} = \text{Float}$ , $V_{HIN} = 0\text{ V}$ ,  | $I_{QDD1}$                         |      | 380  | 440        | $\mu\text{A}$ |
| Quiescent Current $V_{DD}$ Supply ( $V_{DD}$ Only)         | $V_{LIN} = 3.3\text{ V}$ , $V_{HIN} = 0\text{ V}$ ,  | $I_{QDD2}$                         |      | 440  | 500        | $\mu\text{A}$ |
| Quiescent Current $V_{DD}$ Supply ( $V_{DD}$ Only)         | $V_{LIN} = 0\text{ V}$ , $V_{HIN} = 3.3\text{ V}$ ,  | $I_{QDD3}$                         |      | 2.4  | 3          | mA            |
| <b>LOGIC INPUT</b>   |  |                                    |      |      |            |               |
| Low Level Input Voltage                                    |  | $V_{IL}$                           |      |      | 0.9        | V             |
| High Level Input Voltage                                   |  | $V_{IH}$                           | 2.4  |      |            | V             |
| Logic "1" Input Bias Current                               | $V_{LIN} = 3.3\text{ V}$ , $V_{HIN} = 3.3\text{ V}$  | $I_{LIN1+}$ , $I_{HIN1+}$          |      | 25   | 50         | $\mu\text{A}$ |
| Logic "1" Input Bias Current                               | $V_{LIN} = 20\text{ V}$ , $V_{HIN} = 20\text{ V}$ ,<br>$V_{DD} = V_{BS} = 20\text{ V}$   | $I_{LIN2+}$ , $I_{HIN2+}$          |      | 100  | 150        | $\mu\text{A}$ |
| Logic "0" Input Bias Current                               | $V_{LIN} = 0\text{ V}$ , $V_{HIN} = 0\text{ V}$  | $I_{LIN-}$ , $I_{HIN-}$            |      | 40   | 100        | nA            |
| <b>DRIVER OUTPUT</b>                                       |  |                                    |      |      |            |               |
| Output Low State   | $I_{SINK} = 200\text{ mA}$ , $T_A = 25^\circ\text{C}$  | $V_{OL1}$                          |      | 0.2  | 0.3        | V             |
|  | $I_{SINK} = 200\text{ mA}$ ,<br>$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$   | $V_{OL2}$                          |      |      | 0.5        |               |
| Output High State  | $I_{SOURCE} = 200\text{ mA}$ , $T_A = 25^\circ\text{C}$  | $V_{OH1}$                          | 14.4 | 14.5 |            | V             |
|  | $I_{SOURCE} = 200\text{ mA}$ ,<br>$T_A = -40^\circ\text{C}$ to $125^\circ\text{C}$   | $V_{OH2}$                          | 14   |      |            |               |
| Peak Driver Current, Sink (Note 7)                         | $V_{HO} = V_{LO} = 15\text{ V}$  | $I_{PK-SNK1}$                      |      | 2.3  |            | A             |
|  | $V_{HO} = V_{LO} = 9\text{ V}$<br>(near Miller Plateau)  | $I_{PK-SNK2}$                      |      | 2.1  |            |               |
| Peak Driver Current, Source (Note 7)                       | $V_{HO} = V_{LO} = 0\text{ V}$   | $I_{PK-SRC1}$                      |      | 1.9  |            | A             |
|  | $V_{HO} = V_{LO} = 9\text{ V}$<br>(near Miller Plateau)  | $I_{PK-SRC2}$                      |      | 1.5  |            |               |

# NCD57200

**Table 6. ELECTRICAL CHARACTERISTICS**  $V_{DD} = V_{BS} = 15\text{ V}$ .

For typical values  $T_A = 25^\circ\text{C}$ , for min/max values,  $T_A$  is the operating ambient temperature range that applies, unless otherwise noted.

| Parameter   | Test Conditions  | Symbol                  | Min | Typ  | Max | Unit |
|---|--|-------------------------|-----|------|-----|------|
| <b>IGBT SHORT CIRCUIT CLAMPING</b>                                    |  |                         |     |      |     |      |
| Clamping Voltage<br>( $V_{HO} - V_B$ ) / ( $V_{LO} - V_{DD}$ )        | $I_{HO} = 100\text{ mA}$ , $I_{LO} = 100\text{ mA}$<br>(pulse test, $t_{CLPmax} = 10\text{ }\mu\text{s}$ ) | $V_{CLAMP-OUT}$         |     | 0.8  | 1.3 | V    |
| <b>DYNAMIC CHARACTERISTIC</b>   |  |                         |     |      |     |      |
| HO High Propagation Delay   | $C_{LOAD} = 1\text{ nF}$ , $V_{IH}$ to 10% of Output<br>Change for $PW > 150\text{ ns}$                    | $t_{PD-ON-H}$           | 50  | 90   | 110 | ns   |
| HO Low Propagation Delay  | $C_{LOAD} = 1\text{ nF}$ , $V_{IL}$ to 90% of Output<br>Change for $PW > 150\text{ ns}$                    | $t_{PD-OFF-H}$          | 50  | 90   | 110 | ns   |
| Propagation Delay Distortion(HS)<br>(= $t_{PD-ON-H} - t_{PD-OFF-H}$ ) | $PW > 150\text{ ns}$   | $t_{DISTORT-H}$         | -25 | 0    | 25  | ns   |
| LO High Propagation Delay   | $C_{LOAD} = 1\text{ nF}$ , $V_{IH}$ to 10% of Output<br>Change for $PW > 150\text{ ns}$                    | $t_{PD-ON-L}$           | 50  | 90   | 110 | ns   |
| LO Low Propagation Delay  | $C_{LOAD} = 1\text{ nF}$ , $V_{IL}$ to 90% of Output<br>Change for $PW > 150\text{ ns}$                    | $t_{PD-OFF-L}$          | 50  | 90   | 110 | ns   |
| Propagation Delay Distortion(LS)<br>(= $t_{PD-ON-L} - t_{PD-OFF-L}$ ) | $PW > 150\text{ ns}$   | $t_{DISTORT-L}$         | -25 | 0    | 25  | ns   |
| High Propagation Delay Distortion<br>between High and Low Sides       | $PW > 150\text{ ns}$   | $t_{DISTORT-HL-H}$      | -25 | 0    | 25  | ns   |
| Low Propagation Delay Distortion<br>between High and Low Sides        | $PW > 150\text{ ns}$   | $t_{DISTORT-HL-L}$      | -25 | 0    | 25  | ns   |
| Rise Time (HO) (see Figure 3)   | $C_{LOAD} = 1\text{ nF}$ ,<br>10% to 90% of Output Change  | $t_{RISE-H}$            |     | 13   |     | ns   |
| Fall Time (HO) (see Figure 3)   | $C_{LOAD} = 1\text{ nF}$ ,<br>90% to 10% of Output Change  | $t_{FALL-H}$            |     | 8    |     | ns   |
| Rise Time (LO) (see Figure 3)   | $C_{LOAD} = 1\text{ nF}$ ,<br>10% to 90% of Output Change  | $t_{RISE-L}$            |     | 13   |     | ns   |
| Fall Time (LO) (see Figure 3)   | $C_{LOAD} = 1\text{ nF}$ ,<br>90% to 10% of Output Change  | $t_{FALL-L}$            |     | 8    |     | ns   |
| Deadtime, HO Delays (see Figure 6)                                    | $V_{LIN/HIN} = 0\text{ V}$ and $3.3\text{ V}$  | $t_{DT1}$               |     | 340  |     | ns   |
| Deadtime, LO Delays (see Figure 6)                                    | $V_{LIN/HIN} = 0\text{ V}$ and $3.3\text{ V}$  | $t_{DT2}$               |     | 350  |     | ns   |
| Deadtime Matching   |  | $t_{MDT}$               |     | 10   |     | ns   |
| Minimum Pulse Width Filtering Time<br>(see Figure 3)                  | $T_A = 25^\circ\text{C}$   | $t_{MIN1}$ , $t_{MIN2}$ | 10  |      | 40  | ns   |
| UVLO Fall Delay (HO and LO)   |  | $t_{UVF1}$ , $t_{UVF2}$ |     | 1300 |     | ns   |
| UVLO Rise Delay (HO and LO)   |  | $t_{UVR1}$ , $t_{UVR2}$ |     | 1100 |     | ns   |

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

7. Values based on design and/or characterization.

# NCD57200




Figure 3. Propagation Delay, Rise and Fall Time




Figure 4. Input Pin Structure




Figure 5. UVLO

# NCD57200




Figure 6. Deadtime, Interlock and Output Minimum Pulse Width




Figure 7. Input Circuit



TYPICAL CHARACTERISTICS




Figure 8.  $I_{DD}$  Supply Current  $V_{DD} = 15\text{ V}$




Figure 9.  $I_{DD}$  Supply Current  $V_{DD} = 20\text{ V}$




Figure 10.  $I_{DD}$  Supply Current  $V_{DD} = 15\text{--}25\text{ V}$ , Input Float




Figure 11.  $I_{DD}$  Supply Current  $V_{DD} = 15\text{--}25\text{ V}$ , LIN = HIN = 20 kHz / 50%




Figure 12.  $I_{BS}$  Supply Current  $V_{BS} = 15\text{ V}$










Figure 13.  $I_{BS}$  Supply Current  $V_{BS} = 25\text{ V}$

TYPICAL CHARACTERISTICS (continued)



TYPICAL CHARACTERISTICS (continued)




Figure 20. IGBT Short Circuit CLAMP Voltage Drop




Figure 21. HO Propagation Delay




Figure 22. LO Propagation Delay




Figure 23. HO Rise – Fall Time




Figure 24. LO Rise – Fall Time




Figure 25. Deadtime

TYPICAL CHARACTERISTICS (continued)




Figure 26. Minimum Pulse Width Filtering Time (LO)




Figure 27. Minimum Pulse Width Filtering Time (HO)




Figure 28. UVLO Delay




Figure 29. Power Supply Current vs. Switching Frequency (Duty Cycle 50%)

# NCD57200

## Under Voltage Lockout (UVLO)

UVLO ensures correct switching of IGBT connected to the driver output.

- The IGBT is turned-off, if the supply  $V_{DD}$  drops below  $V_{UVLO1-OUT-OFF}$  or  $V_{BS}$  drops below  $V_{UVLO2-OUT-OFF}$
- The driver output does not start to react to the input signal on HIN or LIN until the  $V_{DD}$  or  $V_{BS}$  rises above the  $V_{UVLOX-OUT-ON}$

## Power Supply ( $V_{DD}$ , $V_{BS}$ )

NCD57200 is designed to support unipolar power supply on both individual channels.

For reliable high output current suitable external power capacitors are required. Parallel combination of 100 nF + 4.7  $\mu$ F ceramic capacitors is optimal for a wide range of applications using IGBT. For reliable driving of IGBT modules (containing several parallel IGBTs) a higher capacitance is required (typically 100 nF + 10  $\mu$ F). Capacitors should be as close as possible to the driver's power pins.

Power supply of isolated (HO) channel can be provided by an external DC power supply or Bootstrap circuit.




Figure 30. Unipolar Power Supply





Figure 31. Bootstrap Power Supply

## Signal Inputs (HIN, LIN)


Inputs of NCD57200 are active high. Outputs are in phase with inputs signals respecting internal logic (see Figure 5, 6, 7).

**WARNING:** When the application uses an independent or separate power supply for the control unit on the input side of the driver, all inputs should be protected by a serial resistor (In case of a power failure of the driver, the driver may be damaged due to overloading of the input protection circuits).

Common Mode Transient Immunity (CMTI)




**Figure 32. CMTI Test Setup**  
 (Test Conditions: HV PULSE = ±900 V, dV/dt = 1-100 V/ns, V<sub>DD</sub> = 15 V, V<sub>B</sub> = 15 V)



NOTE: Purple - recommended isolation gap.

**Figure 33. Recommended Layout**



**Figure 34. Recommended Layer Stack**

# NCD57200

## ORDERING INFORMATION

| Device       | Package            | Shipping <sup>†</sup> |
|--------------|--------------------|-----------------------|
| NCD57200DR2G | SOIC- 8 (Pb- Free) | 2500 / Tape & Reel    |

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.


# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



SCALE 1:1

SOIC-8 NB  
CASE 751-07  
ISSUE AK

DATE 16 FEB 2011



- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION A AND B DO NOT INCLUDE MOLD PROTRUSION.
  4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
  5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.
  6. 751-01 THRU 751-06 ARE OBSOLETE. NEW STANDARD IS 751-07.

| DIM | MILLIMETERS |      | INCHES    |       |
|-----|-------------|------|-----------|-------|
|     | MIN         | MAX  | MIN       | MAX   |
| A   | 4.80        | 5.00 | 0.189     | 0.197 |
| B   | 3.80        | 4.00 | 0.150     | 0.157 |
| C   | 1.35        | 1.75 | 0.053     | 0.069 |
| D   | 0.33        | 0.51 | 0.013     | 0.020 |
| G   | 1.27 BSC    |      | 0.050 BSC |       |
| H   | 0.10        | 0.25 | 0.004     | 0.010 |
| J   | 0.19        | 0.25 | 0.007     | 0.010 |
| K   | 0.40        | 1.27 | 0.016     | 0.050 |
| M   | 0°          | 8°   | 0°        | 8°    |
| N   | 0.25        | 0.50 | 0.010     | 0.020 |
| S   | 5.80        | 6.20 | 0.228     | 0.244 |

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### GENERIC MARKING DIAGRAM\*



XXXXXX = Specific Device Code  
A = Assembly Location  
L = Wafer Lot  
Y = Year  
W = Work Week  
▪ = Pb-Free Package

XXXXXX = Specific Device Code  
A = Assembly Location  
Y = Year  
WW = Work Week  
▪ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

STYLES ON PAGE 2

|                  |             |  |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASB42564B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION:     | SOIC-8 NB   | PAGE 1 OF 2  |

onsemi and ONsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.



**SOIC-8 NB**  
**CASE 751-07**  
**ISSUE AK**

DATE 16 FEB 2011

- |   |  |  |  |
|---|--|--|--|
| <p>STYLE 1:<br/>         PIN 1. EMITTER<br/>         2. COLLECTOR<br/>         3. COLLECTOR<br/>         4. EMITTER<br/>         5. EMITTER<br/>         6. BASE<br/>         7. BASE<br/>         8. EMITTER</p>   | <p>STYLE 2:<br/>         PIN 1. COLLECTOR, DIE, #1<br/>         2. COLLECTOR, #1<br/>         3. COLLECTOR, #2<br/>         4. COLLECTOR, #2<br/>         5. BASE, #2<br/>         6. EMITTER, #2<br/>         7. BASE, #1<br/>         8. EMITTER, #1</p>               | <p>STYLE 3:<br/>         PIN 1. DRAIN, DIE #1<br/>         2. DRAIN, #1<br/>         3. DRAIN, #2<br/>         4. DRAIN, #2<br/>         5. GATE, #2<br/>         6. SOURCE, #2<br/>         7. GATE, #1<br/>         8. SOURCE, #1</p>                            | <p>STYLE 4:<br/>         PIN 1. ANODE<br/>         2. ANODE<br/>         3. ANODE<br/>         4. ANODE<br/>         5. ANODE<br/>         6. ANODE<br/>         7. ANODE<br/>         8. COMMON CATHODE</p>   |
| <p>STYLE 5:<br/>         PIN 1. DRAIN<br/>         2. DRAIN<br/>         3. DRAIN<br/>         4. DRAIN<br/>         5. GATE<br/>         6. GATE<br/>         7. SOURCE<br/>         8. SOURCE</p>   | <p>STYLE 6:<br/>         PIN 1. SOURCE<br/>         2. DRAIN<br/>         3. DRAIN<br/>         4. SOURCE<br/>         5. SOURCE<br/>         6. GATE<br/>         7. GATE<br/>         8. SOURCE</p>  | <p>STYLE 7:<br/>         PIN 1. INPUT<br/>         2. EXTERNAL BYPASS<br/>         3. THIRD STAGE SOURCE<br/>         4. GROUND<br/>         5. DRAIN<br/>         6. GATE 3<br/>         7. SECOND STAGE Vd<br/>         8. FIRST STAGE Vd</p>                    | <p>STYLE 8:<br/>         PIN 1. COLLECTOR, DIE #1<br/>         2. BASE, #1<br/>         3. BASE, #2<br/>         4. COLLECTOR, #2<br/>         5. COLLECTOR, #2<br/>         6. EMITTER, #2<br/>         7. EMITTER, #1<br/>         8. COLLECTOR, #1</p>                              |
| <p>STYLE 9:<br/>         PIN 1. EMITTER, COMMON<br/>         2. COLLECTOR, DIE #1<br/>         3. COLLECTOR, DIE #2<br/>         4. EMITTER, COMMON<br/>         5. EMITTER, COMMON<br/>         6. BASE, DIE #2<br/>         7. BASE, DIE #1<br/>         8. EMITTER, COMMON</p> | <p>STYLE 10:<br/>         PIN 1. GROUND<br/>         2. BIAS 1<br/>         3. OUTPUT<br/>         4. GROUND<br/>         5. GROUND<br/>         6. BIAS 2<br/>         7. INPUT<br/>         8. GROUND</p>  | <p>STYLE 11:<br/>         PIN 1. SOURCE 1<br/>         2. GATE 1<br/>         3. SOURCE 2<br/>         4. GATE 2<br/>         5. DRAIN 2<br/>         6. DRAIN 2<br/>         7. DRAIN 1<br/>         8. DRAIN 1</p>   | <p>STYLE 12:<br/>         PIN 1. SOURCE<br/>         2. SOURCE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>   |
| <p>STYLE 13:<br/>         PIN 1. N.C.<br/>         2. SOURCE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>  | <p>STYLE 14:<br/>         PIN 1. N-SOURCE<br/>         2. N-GATE<br/>         3. P-SOURCE<br/>         4. P-GATE<br/>         5. P-DRAIN<br/>         6. P-DRAIN<br/>         7. N-DRAIN<br/>         8. N-DRAIN</p>   | <p>STYLE 15:<br/>         PIN 1. ANODE 1<br/>         2. ANODE 1<br/>         3. ANODE 1<br/>         4. ANODE 1<br/>         5. CATHODE, COMMON<br/>         6. CATHODE, COMMON<br/>         7. CATHODE, COMMON<br/>         8. CATHODE, COMMON</p>               | <p>STYLE 16:<br/>         PIN 1. EMITTER, DIE #1<br/>         2. BASE, DIE #1<br/>         3. EMITTER, DIE #2<br/>         4. BASE, DIE #2<br/>         5. COLLECTOR, DIE #2<br/>         6. COLLECTOR, DIE #2<br/>         7. COLLECTOR, DIE #1<br/>         8. COLLECTOR, DIE #1</p> |
| <p>STYLE 17:<br/>         PIN 1. VCC<br/>         2. V2OUT<br/>         3. V1OUT<br/>         4. TXE<br/>         5. RXE<br/>         6. VEE<br/>         7. GND<br/>         8. ACC</p>  | <p>STYLE 18:<br/>         PIN 1. ANODE<br/>         2. ANODE<br/>         3. SOURCE<br/>         4. GATE<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. CATHODE<br/>         8. CATHODE</p>   | <p>STYLE 19:<br/>         PIN 1. SOURCE 1<br/>         2. GATE 1<br/>         3. SOURCE 2<br/>         4. GATE 2<br/>         5. DRAIN 2<br/>         6. MIRROR 2<br/>         7. DRAIN 1<br/>         8. MIRROR 1</p>   | <p>STYLE 20:<br/>         PIN 1. SOURCE (N)<br/>         2. GATE (N)<br/>         3. SOURCE (P)<br/>         4. GATE (P)<br/>         5. DRAIN<br/>         6. DRAIN<br/>         7. DRAIN<br/>         8. DRAIN</p>   |
| <p>STYLE 21:<br/>         PIN 1. CATHODE 1<br/>         2. CATHODE 2<br/>         3. CATHODE 3<br/>         4. CATHODE 4<br/>         5. CATHODE 5<br/>         6. COMMON ANODE<br/>         7. COMMON ANODE<br/>         8. CATHODE 6</p>  | <p>STYLE 22:<br/>         PIN 1. I/O LINE 1<br/>         2. COMMON CATHODE/VCC<br/>         3. COMMON CATHODE/VCC<br/>         4. I/O LINE 3<br/>         5. COMMON ANODE/GND<br/>         6. I/O LINE 4<br/>         7. I/O LINE 5<br/>         8. COMMON ANODE/GND</p> | <p>STYLE 23:<br/>         PIN 1. LINE 1 IN<br/>         2. COMMON ANODE/GND<br/>         3. COMMON ANODE/GND<br/>         4. LINE 2 IN<br/>         5. LINE 2 OUT<br/>         6. COMMON ANODE/GND<br/>         7. COMMON ANODE/GND<br/>         8. LINE 1 OUT</p> | <p>STYLE 24:<br/>         PIN 1. BASE<br/>         2. EMITTER<br/>         3. COLLECTOR/ANODE<br/>         4. COLLECTOR/ANODE<br/>         5. CATHODE<br/>         6. CATHODE<br/>         7. COLLECTOR/ANODE<br/>         8. COLLECTOR/ANODE</p>                                      |
| <p>STYLE 25:<br/>         PIN 1. VIN<br/>         2. N/C<br/>         3. REXT<br/>         4. GND<br/>         5. IOUT<br/>         6. IOUT<br/>         7. IOUT<br/>         8. IOUT</p>   | <p>STYLE 26:<br/>         PIN 1. GND<br/>         2. dv/dt<br/>         3. ENABLE<br/>         4. ILIMIT<br/>         5. SOURCE<br/>         6. SOURCE<br/>         7. SOURCE<br/>         8. VCC</p>  | <p>STYLE 27:<br/>         PIN 1. ILIMIT<br/>         2. OVLO<br/>         3. UVLO<br/>         4. INPUT+<br/>         5. SOURCE<br/>         6. SOURCE<br/>         7. SOURCE<br/>         8. DRAIN</p>  | <p>STYLE 28:<br/>         PIN 1. SW_TO_GND<br/>         2. DASIC_OFF<br/>         3. DASIC_SW_DET<br/>         4. GND<br/>         5. V_MON<br/>         6. VBULK<br/>         7. VBULK<br/>         8. VIN</p>  |
| <p>STYLE 29:<br/>         PIN 1. BASE, DIE #1<br/>         2. EMITTER, #1<br/>         3. BASE, #2<br/>         4. EMITTER, #2<br/>         5. COLLECTOR, #2<br/>         6. COLLECTOR, #2<br/>         7. COLLECTOR, #1<br/>         8. COLLECTOR, #1</p>                        | <p>STYLE 30:<br/>         PIN 1. DRAIN 1<br/>         2. DRAIN 1<br/>         3. GATE 2<br/>         4. SOURCE 2<br/>         5. SOURCE 1/DRAIN 2<br/>         6. SOURCE 1/DRAIN 2<br/>         7. SOURCE 1/DRAIN 2<br/>         8. GATE 1</p>                           |  |  |

|                         |                    |   |
|-------------------------|--------------------|---|
| <b>DOCUMENT NUMBER:</b> | <b>98ASB42564B</b> | Electronic versions are uncontrolled except when accessed directly from the Document Repository.<br>Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| <b>DESCRIPTION:</b>     | <b>SOIC-8 NB</b>   | <b>PAGE 2 OF 2</b>  |

**onsemi** and **ONSEMI** are trademarks of Semiconductor Components Industries, LLC dba **onsemi** or its subsidiaries in the United States and/or other countries. **onsemi** reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. **onsemi** does not convey any license under its patent rights nor the rights of others.

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

## PUBLICATION ORDERING INFORMATION

### LITERATURE FULFILLMENT:

Email Requests to: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

**onsemi Website:** [www.onsemi.com](http://www.onsemi.com)

### TECHNICAL SUPPORT

**North American Technical Support:**  
Voice Mail: 1 800-282-9855 Toll Free USA/Canada  
Phone: 011 421 33 790 2910

**Europe, Middle East and Africa Technical Support:**

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative