

SN54HC114, SN74HC114

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

D2684, DECEMBER 1982—REVISED SEPTEMBER 1987

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset or Clear inputs sets or resets the outputs regardless of the levels of the other inputs. When the Preset and Clear are inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.


The SN54HC114 is characterized for operation over the full military temperature range of -55°C to 125°C . The SN74HC114 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE


		INPUTS				OUTPUTS	
PRE	CLR	CLK	J	\bar{K}	Q	\bar{Q}	
L	H	X	X	X	H	L	
H	L	X	X	X	L	H	
L	L	X	X	X	H [†]	H [†]	
H	H	L	L	L	Q ₀	\bar{Q} ₀	
H	H	L	H	L	H	L	
H	H	L	L	H	L	H	
H	H	L	H	H	TOGGLE	TOGGLE	
H	H	H	X	X	Q ₀	\bar{Q} ₀	

[†]This configuration is nonstable; that is, it will not persist when either Preset or Clear returns to its inactive (high) level.

SN54HC114 . . . J PACKAGE
SN74HC114 . . . D OR N PACKAGE




SN54HC114 . . . FK PACKAGE
(TOP VIEW)



NC—No internal connection

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

2

HCMOS Devices

SN54HC114, SN74HC114
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54HC114		SN74HC114		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL} . I _{OH} = -20 μA	2 V	1.9	1.998		1.9		1.9	V	
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
	4.5 V	3.98	4.30		3.7		3.84			
	V _I = V _{IH} or V _{IL} . I _{OH} = -5.2 mA	6 V	5.48	5.80		5.2		5.34		
V _{OL}	V _I = V _{IH} or V _{IL} . I _{OL} = 20 μA	2 V		0.002	0.1		0.1	0.1	V	
		4.5 V		0.001	0.1		0.1	0.1		
		6 V		0.001	0.1		0.1	0.1		
	4.5 V		0.17	0.26		0.4	0.33			
	V _I = V _{IH} or V _{IL} . I _{OL} = 5.2 mA	6 V		0.15	0.26		0.4	0.33		
I _I	V _I = V _{CC} or 0	6 V		±0.1	±100		±1000	±1000	nA	
I _{CC}	V _I = V _{CC} or 0, I _O = 0	6 V			4		80	40	μA	
C _i		2 to 6 V		3	10		10	10	pF	

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	T _A = 25°C			SN54HC114		SN74HC114		UNIT
			MIN		MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	2 V	0		5	0	3.4	0	4	MHz
		4.5 V	0		25	0	17	0	20	
		6 V	0		29	0	20	0	24	
t _w	Pulse duration	PRE or CLR low	2 V		100		150		125	ns
			4.5 V		20		30		25	
			6 V		17		25		21	
	CLK high or low	2 V		100		150		125		
		4.5 V		20		30		25		
		6 V		17		25		21		
t _{su}	Setup time before CLK I	Data (J, K)	2 V		100		150		125	
			4.5 V		20		30		25	
			6 V		17		25		21	
	PRE or CLR inactive	2 V		100		150		125		
		4.5 V		20		30		25		
		6 V		17		25		21		
t _h	Hold time, data after CLK I	2 V		0		0		0		
		4.5 V		0		0		0		
		6 V		0		0		0		

2

HCMOS Devices

SN54HC114, SN74HC114
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS
WITH PRESET, COMMON CLEAR, AND COMMON CLOCK

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), $C_L = 50$ pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC114		SN74HC114		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f_{max}			2 V	5	9		3.4		4	MHz	
			4.5 V	25	45		17		20		
			6 V	29	50		20		24		
t_{pd}	PRE or CLR	Q or \bar{Q}	2 V		75	175		250		220	ns
			4.5 V		20	35		50		44	
			6 V		17	30		42		37	
t_{pd}	CLK	Q or \bar{Q}	2 V		63	175		250		220	ns
			4.5 V		19	35		50		44	
			6 V		16	30		42		37	
t_t		Q or \bar{Q}	2 V		28	75		110		95	ns
			4.5 V		8	15		22		19	
			6 V		6	13		19		16	
C_{pd}	Power dissipation capacitance per flip-flop		No load, $T_A = 25^\circ\text{C}$						50 pF typ		

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.