


74ACT11074

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCAS498A – DECEMBER 1986 – REVISED APRIL 1996

- Inputs Are TTL-Voltage Compatible
- Center-Pin V_{CC} and GND Configurations to Minimize High-Speed Switching Noise
- EPIC™ (Enhanced-Performance Implanted CMOS) 1- μ m Process
- 500-mA Typical Latch-Up Immunity at 125°C
- Package Options Include Plastic Small-Outline (D) and Shrink Small-Outline (DB) Packages, and Standard Plastic 300-mil DIPs (N)

D, DB, OR N PACKAGE
(TOP VIEW)



description

This device contains two independent positive-edge-triggered D-type flip-flops. A low level at the preset (\overline{PRE}) or clear (\overline{CLR}) input sets or resets the outputs regardless of the levels of the other inputs. When \overline{PRE} and \overline{CLR} are inactive (high), data at the data (D) input meeting the setup-time requirements are transferred to the outputs on the low-to-high transition of the clock (CLK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The 74ACT11074 is characterized for operation from -40°C to 85°C .

FUNCTION TABLE

| INPUTS | | | | OUTPUTS | |
|------------------|------------------|-----|---|----------------|------------------|
| \overline{PRE} | \overline{CLR} | CLK | D | Q | \overline{Q} |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | H [†] | H [†] |
| H | H | ↑ | H | H | L |
| H | H | ↑ | L | L | H |
| H | H | L | X | Q_0 | \overline{Q}_0 |

[†] This configuration is unstable; that is, it does not persist when either \overline{PRE} or \overline{CLR} returns to its inactive (high) level.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1996, Texas Instruments Incorporated

74ACT11074 DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SCAS498A – DECEMBER 1986 – REVISED APRIL 1996

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|--|--|
| Supply voltage range, V_{CC} | -0.5 V to 6 V |
| Input voltage range, V_I (see Note 1) | -0.5 V to $V_{CC} + 0.5$ V |
| Output voltage range, V_O (see Note 1) | -0.5 V to $V_{CC} + 0.5$ V |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) | ± 20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) | ± 50 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ± 50 mA |
| Continuous current through V_{CC} or GND | ± 100 mA |
| Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 2): | |
| D package | 1.25 W |
| DB package | 0.5 W |
| N package | 1.1 W |
| Storage temperature range, T_{stg} | -65°C to 150°C |

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils, except for the N package, which has a trace length of zero.

recommended operating conditions

| | | MIN | MAX | UNIT |
|---------------------|------------------------------------|-----|----------|------------------|
| V_{CC} | Supply voltage | 4.5 | 5.5 | V |
| V_{IH} | High-level input voltage | 2 | | V |
| V_{IL} | Low-level input voltage | | 0.8 | V |
| V_I | Input voltage | 0 | V_{CC} | V |
| V_O | Output voltage | 0 | V_{CC} | V |
| I_{OH} | High-level output current | | -24 | mA |
| I_{OL} | Low-level output current | | 24 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | 0 | 10 | ns/V |
| T_A | Operating free-air temperature | -40 | 85 | $^\circ\text{C}$ |

74ACT11074
**DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
 WITH CLEAR AND PRESET**

SCAS498A – DECEMBER 1986 – REVISED APRIL 1996

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V _{CC} | T _A = 25°C | | | MIN | MAX | UNIT |
|---------------------------|---|-----------------|-----------------------|-----|------|------|-----|------|
| | | | MIN | TYP | MAX | | | |
| V _{OH} | I _{OH} = -50 μA | 4.5 V | 4.4 | | | 4.4 | | V |
| | | 5.5 V | 5.4 | | | 5.4 | | |
| | I _{OH} = -24 mA | 4.5 V | 3.94 | | | 3.8 | | |
| | | 5.5 V | 4.94 | | | 4.8 | | |
| I _{OH} = -75 mA† | 5.5 V | | | | 3.85 | | | |
| V _{OL} | I _{OL} = 50 μA | 4.5 V | 0.1 | | | 0.1 | | V |
| | | 5.5 V | 0.1 | | | 0.1 | | |
| | I _{OL} = 24 mA | 4.5 V | 0.36 | | | 0.44 | | |
| | | 5.5 V | 0.36 | | | 0.44 | | |
| | I _{OL} = 75 mA† | 5.5 V | | | | 1.65 | | |
| I _I | V _I = V _{CC} or GND | 5.5 V | ±0.1 | | | ±1 | | μA |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | 5.5 V | 4 | | | 40 | | μA |
| ΔI _{CC} ‡ | One input at 3.4 V, Other inputs at GND or V _{CC} | 5.5 V | 0.9 | | | 1 | | mA |
| C _i | V _I = V _{CC} or GND | 5 V | 3.5 | | | | | pF |

† Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms.

‡ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

timing requirements over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1)

| | | T _A = 25°C | | MIN | MAX | UNIT |
|--------------------|------------------------|-----------------------|-----|-----|-----|------|
| | | MIN | MAX | | | |
| f _{clock} | Clock frequency | 0 | 100 | 0 | 100 | MHz |
| t _w | Pulse duration | PRE or CLR low | 5 | 5 | | ns |
| | | CLK low or high | 5 | 5 | | |
| t _{su} | Setup time before CLK↑ | Data high or low | 4.5 | 4.5 | | ns |
| | | PRE or CLR inactive | 2 | 2 | | |
| t _h | Hold time after CLK↑ | 0 | 0 | | ns | |

switching characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | T _A = 25°C | | | MIN | MAX | UNIT |
|------------------|--------------|-------------|-----------------------|-----|------|-----|------|------|
| | | | MIN | TYP | MAX | | | |
| f _{max} | | | 100 | 125 | 100 | | MHz | |
| t _{PLH} | PRE or CLR | Q or Q̄ | 1.5 | 5.7 | 8.9 | 1.5 | 9.6 | ns |
| t _{PHL} | | | 1.5 | 6.6 | 11.3 | 1.5 | 12.5 | |
| t _{PLH} | CLK | Q or Q̄ | 1.5 | 6 | 8.5 | 1.5 | 9.4 | ns |
| t _{PHL} | | | 1.5 | 5.7 | 8 | 1.5 | 8.8 | |

operating characteristics, V_{CC} = 5 V, T_A = 25°C


| PARAMETER | TEST CONDITIONS | TYP | UNIT |
|---|-----------------------------------|-----|------|
| C _{pd} Power dissipation capacitance per flip-flop | C _L = 50 pF, f = 1 MHz | 30 | pF |




74ACT11074
DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
WITH CLEAR AND PRESET

SCAS498A – DECEMBER 1986 – REVISED APRIL 1996


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS



VOLTAGE WAVEFORMS

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 3 \text{ ns}$, $t_f = 3 \text{ ns}$.
 C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.