

54174, 54175

Microcircuits, Digital, TTL, Flip-Flops, Monolithic Silicon

Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All re-creations are done with the approval of the Original Component Manufacturer (OCM).

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

Quality Overview

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
 Class Q Military
 - Class & Space Level
- Qualified Suppliers List of Distributors (QSLD)
 - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

INCH POUND

MIL-M-38510/17B <u>3 May 2005</u> SUPERSEDING MIL-M-38510/17A(USAF) 1 May 1979

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, TTL, FLIP-FLOPS, MONOLITHIC SILICON

Inactive for new design after 7 September 1995.

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product herein shall consist of this specification sheet and MIL-PRF 38535

1. SCOPE

1.1 <u>Scope.</u> This specification covers the detail requirements for monolithic, silicon, TTL, bistable logic gating microcircuits. Two product assurance classes and a choice of case outlines and lead finishes are provided for each type and are reflected in the complete part number. For this product, the requirements of MIL-M-38510 have been superseded by MIL-PRF-38535, (see 6.4).

- 1.2 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-38535, and as specified herein.
- 1.2.1 <u>Device types.</u> The device types are as follows:

Device type	Circuit
01	Hex, D-type, positive edge triggered flip-flops with clear and single outputs
02	Quad, D-type, positive edge triggered flip-flops with clear and complementary outputs

1.2.2 <u>Device class</u>. The device class is the product assurance level as defined in MIL-PRF-38535.

1.2.3 Case outlines. The case outlines are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	Terminals	Package style
Е	GDIP1-T16 or CDIP2-T16	16	Dual-in-line
F	GDFP2-F16 or CDFP3-F16	16	Flat-pack

Comments, suggestions, or questions on this document should be addressed to: Commander, Defense Supply Center Columbus, ATTN: DSCC-VAS, P. O. Box 3990, Columbus, OH 43218-3990, or emailed to bipolar@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at http://assist.daps.dla.mil.

1.3 Absolute maximum ratings.

Supply voltage range Input voltage range Storage temperature range	-1.5 V dc at -12 mA to +5.5 V dc
Maximum power dissipation per flip-flop, (P_D) <u>1</u> /	
Device type 01	. 73 mW
Device type 02	. 65 mW
Lead temperature (soldering 10 seconds)	. 300°C
Thermal resistance, junction-to-case (θ_{JC})	(See MIL-STD-1835)
Junction temperature (T _J) <u>2</u> /	,

1.4 <u>Recommended operating conditions.</u>

Supply voltage	4.5 V dc minimum to 5.5 V dc maximum
Minimum high level input voltage	
Maximum low level input voltage	0.8 V dc
Normalized fanout (each output) 3/	10 maximum
Case operating temperature range (T _C) Input setup time	-55°C to 125°C
Data input	25 ns
Clear inactive state	30 ns
Input hold time	5 ns

2.0 APPLICABLE DOCUMENT

2.1 <u>General.</u> The documents listed in this section are specified in sections 3, 4, or 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, or 5 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 <u>Specifications and standards.</u> The following specifications and standards form a part of this specification to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-38535 - Integrated Circuits (Microcircuits) Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883	-	Test Method Standard for Microelectronics.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines

(Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch/ or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

 $[\]underline{1}$ Must withstand the added P_D due to short circuit condition (e.g. I_{OS}).

^{2/} Maximum junction temperature should not be exceeded except in accordance with allowable short duration burn-in screening condition in accordance with MIL-PRF-38535.

^{3/} Device will fanout in both high and low levels to the specified number of inputs of the same device type as that being tested.

2.3 <u>Order of precedence.</u> In the event of a conflict between the text of this specification and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Qualification</u>. Microcircuits furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.3 and 6.3).

3.2 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

3.3 <u>Design, construction, and physical dimensions.</u> The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein.

3.3.1 Logic diagram and terminal connections. The logic diagram terminal connections shall be as specified on figure 1 and 2, respectively.

3.3.2 <u>Truth tables and logic equations</u>. The truth tables and logic equations shall be as specified on figure 3.

3.3.3 <u>Schematic circuit</u>. The schematic circuit shall be maintained by the manufacturer and made available to the qualifying activity and the preparing activity upon request.

3.3.4 Case outlines. Case outlines shall be as specified in 1.2.3.

3.4 Lead material and finish. Lead material and finish shall be in accordance with MIL-PRF-38535 (see 6.6).

3.5 <u>Electrical performance characteristics</u>. The electrical performance characteristics are as specified in table 1 and apply over the full recommended case operating temperature range, unless otherwise specified.

3.6 <u>Electrical test requirements</u>. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table III.

3.7 Marking. Marking shall be in accordance with MIL-PRF-38535.

3.8 <u>Microcircuit group assignment.</u> The devices covered by this specification shall be in microcircuit group number 3 (see MIL-PRF-38535, appendix A).

Test	Symbol	Conditions <u>1</u> / -55°C ≤ T _C ≤ +125°C	Device	Lin	nits	Unit
1000	Cymbol	unless otherwise specified	type	Min	Max	Onic
High-level output voltage	V _{OH}	V _{CC} = 4.5 V; I _{OH} = -800 μA	All	2.4		V
Low-level output voltage	V _{OL}	V _{CC} = 4.5 V; I _{IN} = 16 mA	All		0.4	V
Input clamp voltage	V _{IC}	V_{CC} = 4.5 V; I _{IN} = -12 mA; T _C = 25°C	All		-1.5	V
Low-level input current	I _{IL1}	$V_{CC} = 5.5 \text{ V}; V_{IN} = 0.4 \text{ V} \ \underline{2}/$	All	-0.3	-1.6	mA
	I _{IL2}	$V_{CC} = 5.5 \text{ V}; V_{IN} = 0.4 \text{ V} \ \underline{3}/$	All	-0.4	-1.6	mA
	I _{IL3}	$V_{CC} = 5.5 \text{ V}; V_{IN} = 0.4 \text{ V} \underline{4}/$	All	-0.3	-0.8	mA
High-level input current	I _{IH1}	V_{CC} = 5.5 V; V_{IN} = 2.4 V	All		40	μA
	I _{IH2}	V _{CC} = 5.5 V; V _{IN} = 5.5 V	All		100	μA
Short-circuit output current	I _{OS}	V _{CC} = 5.5 V; V _{IN} = 0	All	-20	-57	mA
Supply current per device	Icc	V _{CC} = 5.5 V; V _{IN} = 5.5 V	01		65	mA
			02		45	mA
Maximum clock frequency	f _{MAX}	V _{CC} = 5 V; C _L = 50 pF ± 10%	All	25		MHz
Propagation delay to high	t _{PLH1}	R_L = 390 $\Omega \pm 5\%$	02	5	36	ns
logic level (clear to \overline{Q})						
Propagation delay to low logic level (clear to Q)	t _{PHL1}		All	5	50	ns
Propagation delay to high logic level (clock to Q)	t _{PLH2}		All	5	43	ns
Propagation delay to low logic level (clock to Q)	t _{PHL2}		All	5	43	ns
Propagation delay to high	t _{PLH3}	1	02	5	43	ns
logic level (clock to \overline{Q})						
Propagation delay to low	t _{PHL3}	1	02	5	43	ns
logic level (clock to \overline{Q})						

TABLE I. Electrical performance characteristics.

 $\begin{array}{ll} \underline{1}' & \text{See table III for complete terminal conditions.} \\ \underline{2}' & \text{Clock input for device types 01 and 02.} \\ \underline{3}' & \text{Clear input for device types 01 and 02.} \\ \underline{4}' & \text{All D inputs for device types 01 and 02.} \end{array}$

	Subgroups (s	ee table III)
MIL-PRF-38535 Test requirement	Class S Devices	Class B Devices
Interim electrical parameters	1	1
Final electrical test parameters	1*, 2, 3, 7, 9, 10, 11	1*, 2, 3, 7, 9
Group A test requirements	1, 2, 3, 7, 8, 9, 10, 11	1, 2, 3, 7, 9,
Group B electrical test parameters when using the method 5005 QCI option	1, 2, 3, 9, 10, 11	N/A
Groups C end point electrical parameters	1, 2, 3, 9, 10, 11	1, 2, 3
Additional electrical subgroups for Group C periodic inspections	None	10, 11
Group D end point electrical parameters	1, 2, 3	1, 2, 3

TABLE II. Electrical test requirements.

*PDA applies to subgroup 1.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit, or function as described herein.

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-38535.

4.3 <u>Screening.</u> Screening shall be in accordance with MIL-PRF-38535 and shall be conducted on all devices prior to qualification and conformance inspection. The following additional criteria shall apply:

- a. The burn-in test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table II, except interim electrical parameters test prior to burn-in is optional at the discretion of the manufacturer.
- c. Additional screening for space level product shall be as specified in MIL-PRF-38535.

4.4 <u>Technology Conformance Inspection (TCI)</u>. Technology conformance inspection shall be in accordance with MIL-PRF-38535 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).

4.4.1 <u>Group A inspection</u>. Group A inspection shall be in accordance with table III of MIL-PRF-38535 and as follows:

a. Tests shall be as specified in table II herein.

b. Subgroups 4, 5, and 6, shall be omitted.

4.4.2 Group B inspection. Group B inspection shall be in accordance with table II of MIL-PRF-38535.


4.4.3 <u>Group C inspection.</u> Group C inspection shall be in accordance with table IV of MIL-PRF-38535 and as follows:

- a. End point electrical parameters shall be as specified in table II herein.
- b. Subgroups 3 and 4 shall be added to the group C inspection requirements for class B devices and shall consist of the tests, conditions, and limits specified for subgroups 10 and 11 of group A.
- c. The steady-state life test duration, test condition, and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document control by the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.4 <u>Group D inspection</u>. Group D inspection shall be in accordance with table V of MIL-PRF-38535. End-point electrical parameters shall be as specified in table II herein.

4.5 <u>Methods of inspection</u>. Methods of inspection shall be as specified in the appropriate tables and as follows:

4.5.1 <u>Voltage and current</u>. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional current and positive when flowing into the referenced terminal.



DEVICE TYPE 01

Figure 1. Logic diagrams.




Figure 1. Logic diagrams - Continued.

l		
	Device type 01	Device type 02
Terminal	Cases	Cases
number	E and F	E and F
1	CLEAR	CLEAR
2	1Q	1Q
3	1D	1 Q
4	2D	1D
5	2Q	2D
6	3D	2 Q
7	3Q	2Q
8	GND	GND
9	CLOCK	CLOCK
10	4Q	3Q
11	4D	3 Q
12	5Q	3D
13	5D	4D
14	6D	4 Q
15	6Q	4Q
16	V _{CC}	V _{CC}

Figure 2. <u>Terminal connections.</u>

	Truth ta	able for eac	ch flip-flop	
CLEAR	CLOCK	D	Q	Q*
L	X**	Х	L	Н
Н	1	Н	Н	L
Н	1	L	L	Н
Н	L	Х	Q0	Q Q


* Device type 02 only.

** Input may be high, low or open circuit.

NOTE:

Clear is independent of clock. Information at the D input meeting the setup time requirements is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive going pulse. When the clock input is either high or low level, the D input signal has no effect at the output.


FIGURE 3. Truth table.



NOTES:

- 1. Clock input has the following characteristics: Vgen = 3 V minimum, t_P = 20 ns, t_{THL} = $t_{TLH} \le 10$ ns, and PRR ≤ 1 MHz. When testing f_{MAX} PRR = 25 MHz.
- 2. D input pulse has the following characteristics: Vgen = 3 V minimum, $t_{THL} = t_{TLH} \le 10$ ns, $t_P = 30$ ns, $t_{SETUP} = 25$ ns, $t_{HOLD} = 5$ ns and PRR ≤ 0.5 MHz. When testing f_{MAX} PRR = 12.5 MHz at 50% $\pm 15\%$ duty cycle.
- 3. R_L = 390 $\Omega \pm$ 5%; C_L = 50 pF \pm 10% (including jig and probe capacitance).
- 4. All diodes are 1N3064 or equivalent.
- 5. \overline{Q} output applies to device type 02 only.


Figure 4. Synchronous switching test circuit (high level data) for device types 01 and 02.



NOTES:

- 1. Clock input has the following characteristics: Vgen = 3 V minimum, t_P = 20 ns, t_{THL} = $t_{TLH} \le 10$ ns, and PRR ≤ 1 MHz. When testing f_{MAX} PRR = 25 MHz.
- 2. D input pulse has the following characteristics: Vgen = 3 V minimum, $t_{THL} = t_{TLH} \le 10$ ns, $t_P = 30$ ns, $t_{SETUP} = 25$ ns, $t_{HOLD} = 5$ ns and PRR ≤ 0.5 MHz. When testing f_{MAX} PRR = 12.5 MHz at 50% $\pm 15\%$ duty cycle.
- 3. R_L = 390 $\Omega \pm 5\%$; C_L = 50 pF \pm 10% (including jig and probe capacitance).
- 4. All diodes are 1N3064 or equivalent.
- 5. \overline{Q} output applies to device type 02 only.


Figure 5. Synchronous switching test circuit (low level data) for device types 01 and 02.



NOTES:

- 1. Clock input pulse is a preconditioning pulse and has the following characteristics: Vgen = 3 V minimum, $t_P \le 100$ ns, t_{SETUP} = 25 ns, and PRR ≤ 1 MHz.
- 2. Clear input pulse has the following characteristics: Vgen = 3 V minimum, $t_{THL} = t_{TLH} \le 10$ ns, t_P = 30 ns, and PRR ≤ 1 MHz.
- 4. All diodes are 1N3064 or equivalent.
- 3. R_L = 390 $\Omega \pm 5\%$; C_L = 50 pF \pm 10% (including jig and probe capacitance).

Figure 6. Clear switching test circuit and waveforms for device type 01.



NOTES:

- 1. Clock input pulse is a preconditioning pulse and has the following characteristics: Vgen = 3 V minimum, $t_P \le 100$ ns, t_{SETUP} = 25 ns, and PRR ≤ 1 MHz.
- 2. Clear input pulse has the following characteristics: Vgen = 3 V minimum, $t_{THL} = t_{TLH} \le 10$ ns, t_P = 30 ns, and PRR ≤ 1 MHz.
- 4. All diodes are 1N3064 or equivalent.
- 3. R_L = 390 $\Omega \pm 5\%$; C_L = 50 pF \pm 10% (including jig and probe capacitance).

Figure 7. Clear switching test circuit and waveforms for device type 02.

Subgroup	Symbol	MIL-	Case E & F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas.	Т	est limi	its
	-	STD-883 method	Test No.	Clear	1Q	1D	2D	2Q	3D	3Q	GND	Clock	4Q	4D	5Q	5D	6D	6Q	V _{CC}	terminal	Min	Max	Unit
1 T _C = 25°C	V _{IC} " "		1 2 3 4 5 6 7 8	-12mA		-12mA	-12mA		-12mA		GND " " "	-12mA		-12mA		-12mA	-12mA		4.5V " "	Clear 1D 2D 3D Clock 4D 5D 6D		-1.5 " "	и и и и
	V _{OH} "	3007 " "	9 10 11 12 13 14	2.0V " "	8mA	2.0V	2.0V	8mA	2.0V	8mA		B " "	8mA	2.0V	8mA	2.0V	2.0V	8mA	а а а а	1Q 2Q 3Q 4Q 5Q 6Q	2.4 " "		et et et et
	۷ _{OL} "	3008 " "	15 16 17 18 19 20	0.8V " "	16mA			16mA		16mA			16mA		16mA			16mA	а а а а	1Q 2Q 3Q 4Q 5Q 6Q		0.4 " "	et et et et et
	I _{IL1}	"	21 CKT A,C,D 21 CKT B 21 CKT E								u u	0.4V 0.4V 0.4V							5.5V "	Clock Clock Clock	-0.7 -0.3 -0.4	-1.6 -0.8 -1.3	mA "
	I _{IL2} I _{IL2}		22 CKT A,D,E 22 CKT B,C	0.4V 0.4V							"								"	Clear Clear	-0.4 -0.7	-1.3 -1.6	"
	ו _{וב3} " " "	а а а а	23 24 25 26 27 28			0.4V	0.4		0.4V					0.4V		0.4V	0.4V		а а а а	1D 2D 3D 4D 5D 6D	-0.3 " "	""""""""""""""""""""""""""""""""""""""	ee ee ee ee
	11H1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	3010 " " "	29 30 31 32 33 34 35 36	2.4V		2.4V	2.4V		2.4V			2.4V		2.4V		2.4V	2.4V		сс сс сс сс сс сс сс	Clear 1D 2D 3D Clock 4D 5D 6D		40 " "	μΑ " " "
	_{IH2} " "	3010 " " "	37 38 39 40 41 42 43 44	5.5V		5.5V	5.5V		5.5V		а а а а а а	5.5V		5.5V		5.5V	5.5V		сс сс сс сс сс сс сс	Clear 1D 2D 3D Clock 4D 5D 6D		100 " " "	μΑ " " "
	۱ _{۵۶} "	3011 " "	45 46 47 48 49 50	5.5V " "	GND	5.5V	5.5V	GND	5.5V	GND	и и и	B " "	GND	5.5V	GND	5.5V	5.5V	GND	а а а а а	1Q 2Q 3Q 4Q 5Q 6Q	-20 " "	-57 " "	mA " "
	Icc	3005	51	5.5V		5.5V	5.5V		5.5V			В		5.5V		5.5V	5.5V		L	V _{CC}	I	65	

TABLE III. Group A inspection for device type 01. Terminal conditions (pins not designated may be high \geq 2.0V or low \leq 0.8 V or open).

See notes at end of device type 01.

Subgroup	Symbol	MIL-STD-	Case E & F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas.	Т	est limi	ts
ousgioup	0,	883	Test No.	Clear	- 1Q	1D	2D	2Q	3D	3Q	GND	Clock	4Q	4D	5Q	5D	6D	6Q	V _{CC}	terminal	Min	Max	-
		method																	00				
2			conditions an																				
3			conditions an		s subgro			-55°C a		sts are c					1	1	1	1	1				
7 <u>2/ 4/</u>	Truth	3014	52	В	Ľ	A "	A "	Ľ	A "	Ľ	GND	B	Ľ	A "	Ľ	A "	A "	L "	5.0 V	All			
T _C = 25°C	table test	"	53 54	B B	"	"	"	"	"	"	"	A B	"	и	"	"	"	"	**	outputs "			
	"	u	55	Ă	u	"	"	"	66	**	"	B	"	и	66	"	"	"	"	"			
	"	"	56	"	"	"	"	"	"	"	"	В	"	и	"	"	"	"	**	"			
	"	"	57	"	н	"	"	н	"	н	"	A	н	"	н	"	"	н	"	"			
	"	u	58 59	"	H H	B B	B	H H	B	H H	"	A B	H H	B B	H	B	B	H	"	"		<u>3</u> /	
	"	"	60	"	Ľ	B	B	Ľ	B	Ľ	"	Ă	Ľ	В	Ľ	B	B	Ľ	"	"			
	"	"	61	"	L	А	Α	L	Α	L	"	В	L	А	L	Α	Α	L	**	"			
	"	"	62	"	н	"	"	н	"	н	"	A	н	u	н	"	"	н	"	"			
	"	u	63 64	в	H	"	"	H	66	H	"	B B	H	и	H	"	"	H	"	")		
8 <u>2/ 4</u> /	Reneat s	uboroup 7 a	t T _C = 125°C ;	5	-55°C.							0	-										
9		(Fig 4)	65	5.0 V	OUT	IN					GND	IN							5.0 V	1Q	25		MHz
T _C = 25°C	f _{MAX} <u>5/</u>	(66	"	00.		IN	OUT			"	ű							"	2Q	"		"
-	"	"	67	"					IN	OUT	"	"							"	3Q	"		"
	"		68 69	"							"	"	OUT	IN	OUT	IN			"	4Q 5Q	"		"
	u	u	70	"							"	u			001	IIN	IN	OUT	"	6Q	u		"
	t _{PHL1}	3003	71	IN	OUT	5.0 V					"	u							ш	Clear-1Q	5	38	ns
	"	(Fig 6)	72	"			5.0 V	OUT			"	"							"	Clear-2Q	u	"	"
	"	"	73	"					5.0 V	OUT	"	ű	OUT	5 0 1/					"	Clear-3Q	"	"	"
	"	"	74 75	"							"	"	OUT	5.0 V	OUT	5.0 V			**	Clear-4Q Clear-5Q	u	"	"
	"	u	76	"							**	"			001	0.0 1	5.0 V	OUT	**	Clear-6Q	"	"	**
	t _{PLH2} ,	3003	77 & 78	5.0 V	OUT	IN					"	u							"	Clock-1Q	u	33	**
	t _{PHL2}	(Fig 4 & 5)	79 & 80	"			IN	OUT			"	"							"	Clock-2Q	"	"	"
	"		81 & 82 83 & 84	"					IN	OUT	"	"	OUT	IN					"	Clock-3Q Clock-4Q	"	"	"
	"	u	85 & 86	"							"	"	001		OUT	IN			"	Clock-5Q	u	"	"
	"		87 & 88	u							"	u					IN	OUT	"	Clock-6Q	ű	"	**
10	f _{MAX}	(Fig 4)	89	5.0 V	OUT	IN					"	"							"	1Q	25		MHz
T _C = 125°C	<u>5/</u>	"	90	"			IN	OUT		OUT	"	ű							"	2Q	"		"
	"	"	91 92	"					IN	OUT	"	"	OUT	IN					**	3Q 4Q	u		"
	"	"	93	"							"	"	001		OUT	IN			"	5Q	u		**
	"	u	94	u							"	ű					IN	OUT	ű	6Q	u		**
	t _{PHL1}	3003	95	IN	OUT	5.0 V	5 0 1 1	OUT			"	"							"	Clear-1Q	5	50	ns
	"	(Fig 6)	96 97	"			5.0 V	OUT	5.0 V	OUT	"	"							"	Clear-2Q Clear-3Q	"	"	"
	"	"	97	"					5.0 V	001	"	"	OUT	5.0 V					"	Clear-3Q Clear-4Q	"	"	u
	"	u	99	"							"	"			OUT	5.0 V			**	Clear-5Q	ű	"	"
	ű	ű	100	"							"	ű					5.0 V	OUT	"	Clear-6Q	u	ű	"
	t _{PLH2} ,	3003	101 & 102	5.0 V "	OUT	IN	INI	OUT			"	"							"	Clock-1Q	u	43	"
	t _{PHL2}	(Fig 4 & 5) "	103 & 104 105 & 106	"			IN	OUT	IN	OUT	"	"							"	Clock-2Q Clock-3Q	u	"	"
	"	u	107 & 108	"						001	"	"	OUT	IN					"	Clock-4Q	"	"	"
	"	u	109 & 110	"							"	u			OUT	IN			"	Clock-5Q	"	"	"
			111 & 112			L	I	I									IN	OUT		Clock-6Q		"	
11	Same tes	sts, terminal	conditions an	d limits a	s subgro	oup 10, e	xcept T _C	= -55°C.															

TABLE III. Group A inspection for device type 01. – Continued. Terminal conditions (pins not designated may be high \geq 2.0V or low \leq 0.8 V or open).

TABLE III. Group A inspection for device type 01. - Continued. Terminal conditions (pins not designated may be high $\ge 2.0V$ or low ≤ 0.8 V or open).

- <u>1/</u> <u>2/</u> <u>3/</u> B = Momentary GND, then V_{CC} .
- The tests in subgroups 7 and 8 shall be performed in the sequence specified.
- Output voltages shall be either:
 - (a) H = 2.4 V minimum and L = 0.4 V maximum when using a high-speed checker double comparator, or
 - (b) H > 1.5 V and L < 1.5 V when using a high-speed checker single comparator.
- Only a summary of attributes data is required. <u>4</u>/ <u>5</u>/
- f_{MAX} , minimum limit specified is the frequency of the input pulse. The output frequency shall be one-half of the input frequency.

Subgroup	Symbol	MIL-	Case E & F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas.	T	est limi	ts
	·	STD-883	Test No.	Clear	1Q	1 Q	1D	2D	2 Q	2Q	GND	Clock	3Q	3 Q	3D	4D	4 Q	4Q	V _{cc}	terminal	Min	Max	Unit
		method				102			202				• •	502			40					<u> </u>	
1	Vic		1	-12 mA			-12 mA				GND								4.5 V	Clear		-1.5	v
T _C = 25°C			2 3				-12 MA	-12 mA												1D 2D			
			4					-12 11/4				-12 mA								Clock			
			5									12 110 (-12 mA					3D			
			6								:					-12 mA				4D			
	V _{OH}	3007	7	2.0 V	8 mA		2.0 V					В								1Q	2.4		"
			8					2.0 V		8 mA										2Q			"
			9 10										8 mA		2.0 V	2.0 V		8 mA		3Q 4Q			
			10	0.8 V		8 mA										2.0 V		0 MA		_		ĺ	
						0 1174														1 Q		ĺ	
			12						8 mA											2 Q		ĺ	
			13											8 mA						_		ĺ	
														.0						3 Q		ĺ	
			14														8 mA			4 Q			
	V _{OL}	"	15	2.0 V		16 mA	2.0 V					В								1 Q		0.4 V	"
	"						-	0.014	40.4														
			16					2.0 V	16 mA											2 Q			
			17											16 mA	2.0 V					3 Q			
			10													0.01/	10						
			18													2.0 V	16 mA			4 Q			
			19	0.8 V	16 mA															1Q			
			20							16 mA									:	2Q			
			21 22	:									16 mA					10		3Q 4Q			
		3009	22 23 CKT A,C,D									0.4 V						16 mA	5.5 V	4Q Clock	0.7	-1.6	mA
	I _{IL1}	3009	23 CKT A,C,D 23 CKT B									0.4 V 0.4 V							5.5 V	Clock	-0.7 -0.3	-0.8	" "
			23 CKT E									0.4 V								Clock	-0.4	-1.3	
	I _{IL2}	"	24 CKT A,D,E	0.4 V																Clear	-0.4	-1.3	
	I _{IL2}	"	24 CKT B,C	0.4 V							"								"	Clear	-0.7	-1.6	"
	I _{IL3}		25 26				0.4 V	0.4 V												1D 2D	-0.3	-0.8	
			26 27					0.4 V							0.4 V					2D 3D			
			28												0.4 V	0.4 V				4D			
	I _{IH1}	3010	29	2.4 V															"	Clear		40	μA
			30				2.4 V													1D			
			31					2.4 V												2D			
			32 33									2.4 V			2.4 V					Clock 3D			
			33												2.4 V	2.4 V				3D 4D			
	I _{IH2}	"	35	5.5 V							"					4.7 V		l		Clear		100	"
	"		36				5.5 V													1D			
		"	37					5.5 V												2D		"	"
			38									5.5 V			F F N					Clock			
			39 40												5.5 V	5.5 V				3D 4D			
	I		40	L		L	L				L	1		1		5.5 V		L		4D		L	<u>i </u>

TABLE III. Group A inspection for device type 02. Terminal conditions (pins not designated may be high \geq 2.0V or low \leq 0.8 V or open).

See notes at end of device type 02.

18

Subgroup	Symbol	MIL-	Case E & F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas.	Т	est lim	its
0.1	-	STD-883	Test No.	Clear	1Q	1 Q	1D	2D	2 Q	2Q	GND	Clock	3Q	3 Q	3D	4D	4 Q	4Q	V _{cc}	terminal	Min		Unit
1		method 3011	41	5.5 V	GND	102	5.5 V		2.0		GND	В		50	-		70		5.5 V	1Q	-20	-57	mA
T _C = 25°C	I _{os}	3011	41	5.5 V	GND		5.5 V	5.5 V		GND	GND								5.5 V	2Q	-20	-57	"
10 20 0			43	"				0.01		0.15			GND		5.5 V					3Q			
			44	"												5.5 V		GND		4Q			
		"	45	GND		GND													"	1 Q			
			46	"					GND										"	2 Q			
			47											GND									
														GND						3 Q			
		"	48	"													GND		"	4 Q	"	"	
	I _{CC}	3005	49	5.5 V			5.5 V	5.5 V				В			5.5 V	5.5 V				V _{CC}		45	
2			al conditions and																				
3 7 <u>2</u> / <u>4</u> /		sts, termin 3014	al conditions and 50	B limits as	subgrou	p 1, exce H	pt I _C = -:	A	V _{IC} tests	are omi	GND	В	L	Н	А	А	Н	L	5.0 V	All	\	r	1
$T_{\rm C} = 25^{\circ}{\rm C}$	l _{os}	3014	50	B	.	"	÷.	* "	"		GND "	A	"	"	* "	Â.		"	5.0 V	outputs	$\left(\right)$		
10 20 0			52	В			"					В		"					"	"			
			53	Α		"	"	"				В		"	"				"				
			54		н	L			L	н		A	н	L			L	н					
			55 56		H H	L	В	В	L	H H		B B	H H	L	В	В	L	H H				<u>3</u>	,
			57		Ľ	Ĥ	B	B	Ĥ	Ë		A	Ľ	Ĥ	B	B	Ĥ	Ë			$\left \right $	<u> </u>	
			58	"	L	н	В	В	н	L		В	L	н	В	В	н	L					
			59	"	L	н	Α	Α	н	L		В	L	н	Α	Α	н	L					
			60		Н	L			L	н		A	н	L			L	н					
			61 62	в	H	L H			L H	H		B B	H	L H			L H	H)		
8 <u>2</u> / <u>4</u> /	Repeat	subaroup	7 at T _C = 125°C a	_	55°C.					-		D	- L								-		
9	f _{MAX}	Fig 4	63	5.0 V	OUT		IN				GND	IN							5.0 V	1Q	25		MHz
$T_C = 25^{\circ}C$	<u>5</u> /		64	"				IN		OUT									"	2Q			
			65										OUT		IN			OUT		3Q 4Q			:
	t _{PLH1}	3003	66 67	IN		OUT	5.0 V									IN		001			5	28	ns
	"	Fig 7	68			001	0.0 1	5.0 V	OUT											Clear-1 Q		-20	"
		"						0.0 1	001					0.117						Clear-2 Q			
			69											OUT	5.0 V					Clear-3 Q			
			70													5.0 V	OUT		"	Clear-4 Q	"		
	t _{PHL1}	"	71	"	OUT		5.0 V				"	"							"	Clear-1Q	"	38	"
			72	"				5.0 V		OUT									"	Clear-2Q	"		
			73								:		OUT		5.0 V				"	Clear-3Q	"		
		"	74		OUT		151									5.0 V		OUT	"	Clear-4Q			
	t _{PLH2} ,	3003	75 & 76	5.0 V	OUT		IN													Clock-1Q		33	
	t _{PHL2}	Fig 4 & 5						IN		OUT			OUT							Clock-2Q			
			79 & 80 81 & 82										OUT		IN	IN		OUT		Clock-3Q Clock-4Q			
	t _{PLH3} ,		83 & 84	"		OUT	IN					-							"	Clock-1 Q	"	"	"
	t _{PHL3}	"	85 & 86					IN	OUT										"	Clock-2 Q		"	"
		"	87 & 88											OUT	IN				"	Clock-3 Q		"	
		"	89 & 90													IN	OUT		"	Clock-4 Q		"	"

TABLE III. Group A inspection for device type 02. Terminal conditions (pins not designated may be high \geq 2.0V or low \leq 0.8 V or open).

See notes at end of device type 02.

19

Subgroup	Symbol	MIL-	Case E & F	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	Meas.		est lim	
		STD-883 method	Test No.	Clear	1Q	1 Q	1D	2D	2 Q	2Q	GND	Clock	3Q	3 Q	3D	4D	4 Q	4Q	V_{CC}	terminal	Min	Max	Unit
10	f _{MAX}	Fig 4	91	5.0 V	OUT		IN				GND	IN							5.0 V	1Q	25		MHz
T _C = 125°C	<u>5</u> /	"	92	"				IN		OUT										2Q	"		"
		"	93	"									OUT		IN					3Q	"		"
	"	"	94	"												IN		OUT		4Q	"		
	t _{PLH1}	3003	95	IN		OUT	5.0 V													Clear-1 Q	5	36	ns
	"	Fig 7	96					5.0 V	OUT											Clear-2 Q		"	
	"		97									"		OUT	5.0 V					Clear-3 Q		"	
	"	"	98	"												5.0 V	OUT			Clear-4 Q		"	
	t _{PHL1}	"	99	"	OUT		5.0 V				"									Clear-1Q	"	50	"
			100					5.0 V		OUT										Clear-2Q			
	"		101	"									OUT		5.0 V					Clear-3Q			
	"	"	102	"												5.0 V		OUT		Clear-4Q	"		"
	t _{PLH2} ,	3003	103 & 104	5.0 V	OUT		IN													Clock-1Q	"	43	"
	t _{PHL2}	Fig 4 & 5	105 & 106					IN		OUT										Clock-2Q			
	"	• "	107 & 108	"									OUT		IN					Clock-3Q	"		
	"	"	109 & 110	"												IN		OUT		Clock-4Q	"		"
	t _{PLH3} ,		111 & 112			OUT	IN				"									Clock-1 Q		"	
	t _{PHL3}		113 & 114	"				IN	OUT		"	"								Clock-2 Q	"	"	
	"		115 & 116											OUT	IN					Clock-3 Q		"	
			117 & 118													IN	OUT			Clock-4 Q		"	

TABLE III. Group A inspection for device type 02. Terminal conditions (pins not designated may be high ≥ 2.0 V or low ≤ 0.8 V or open).

<u>1</u>/ B = Momentary GND, then V_{CC} .

2/ The tests in subgroups 7 and 8 shall be performed in the sequence specified.
 3/ Output voltages shall be either:

20

(a) H = 2.4 V minimum and L = 0.4 V maximum when using a high speed checker double comparator, or

(b) H > 1.5 V and L < 1.5 V when using a high speed checker single comparator.

<u>4</u>/ Only a summary of attributes data is required.
 <u>5</u>/ f_{MAX} minimum limit specified is the frequency of the input pulse. The output frequency shall be one half of the input frequency.

5. PACKAGING

5.1 <u>Packaging requirements.</u> For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activity within the Military Service or Defense Agency, or within the military service's system command. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but it is not mandatory)

6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for logistic support of existing equipment.

- 6.2 <u>Acquisition requirements.</u> Acquisition documents should specify the following:
 - a. Title, number, and date of the specification.
 - b. PIN and compliance identifier, if applicable (see 1.2).
 - c. Requirements for delivery of one copy of the conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
 - d. Requirement for certificate of compliance, if applicable.
 - e. Requirements for notification of change of product or process to acquiring activity in addition to notification to the qualifying activity, if applicable.
 - f. Requirements for failure analysis (including required test condition of method 5003), corrective action and reporting of results, if applicable.
 - g. Requirements for product assurance options.
 - h. Requirements for carriers, special lead lengths or lead forming, if applicable. These requirements shall not affect the part number. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
 - i. Requirements for "JAN" marking.
 - j. Packaging requirements (see 5.1).

6.3 <u>Qualification</u>. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List QML-38535 whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or purchase orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DSCC-VQ, 3990 E. Broad Street, Columbus, Ohio 43123-1199.

6.4 <u>Superseding information</u>. The requirements of MIL-M-38510 have been superseded to take advantage of the available Qualified Manufacturer Listing (QML) system provided by MIL-PRF-38535. Previous references to MIL-M-38510 in this document have been replaced by appropriate references to MIL-PRF-38535. All technical requirements now consist of this specification and MIL-PRF-38535. The MIL-M-38510 specification sheet number and PIN have been retained to avoid adversely impacting existing government logistics systems and contractor's parts lists.

6.5 <u>Abbreviations, symbols and definitions.</u> The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331, and as follows:

GND	Electrical ground (common terminal)
V _{IN}	Voltage level at an input terminal

6.6 <u>Logistic support.</u> Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), lead material and finish A (see 3.4). Longer lead lengths and lead forming shall not affect the part number.

6.7 <u>Substitutability.</u> The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-35810 device types and may have slight physical variations in relation to case size. The presence of this information should not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-PRF-38535.

Device type	Commercial type
01	54174
02	54175

6.8 <u>Manufacturers</u>" designations. Manufacturers" circuits included in this specification are designated as shown in table IV.

Device	National Semiconductor	Texas Instruments	Signetics	Motorola Inc.	Fairchild
type		C	ircuits		
	А	В	С	D	Е
01	Х	Х	Х	Х	Х
02	Х	Х	Х	Х	Х

	Table IV.	Manufacturers"	designations
--	-----------	----------------	--------------

6.9 <u>Changes from previous issue.</u> Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiveness of the changes.

Custodians: Army - CR Navy - EC Air Force - 11 DLA - CC Preparing activity: DLA - CC

(Project 5962-2106)

Review activities: Army - MI, SM Navy - AS, CG, MC, SH, TD Air Force - 03, 19, 99

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at http://assist.daps.dla.mil.