

January 1994

Decimating Digital Filter

3

1D FILTERS

Features

- This Circuit Is Processed in Accordance to MIL-STD-883 and Is Fully Conformant Under the Provisions of Paragraph 1.2.1.
- Single Chip Narrow Band Filter with up to 96dB Attenuation
- DC to 25.6MHz Clock Rate
- 16-Bit 2's Complement Input
- 20-Bit Coefficients In FIR
- 24-Bit Extended Precision Output
- Programmable Decimation up to a Maximum of 16,384
- Standard 16-Bit Microprocessor Interface
- Filter Design Software Available DECI-MATE™


Applications

- Very Narrow Band Filters
- Zoom Spectral Analysis
- Channelized Receivers

Ordering Information

PART NUMBER	TEMPERATURE RANGE	PACKAGE
HSP43220GM-15/883	-55°C to +125°C	84 Lead PGA
HSP43220GM-25/883	-55°C to +125°C	84 Lead PGA

Block Diagram



DECI-MATE™ is a registered trademark of Harris Corporation.

IBM PC™, XT™, AT™, PS/2™ are registered trademarks of International Business Machines, Inc.

CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper I.C. Handling Procedures.
 Copyright © Harris Corporation 1994

File Number 2802.2

Absolute Maximum Ratings

Supply Voltage	+8.0V
Input, Output Voltage Applied	GND-0.5V to V _{CC} +0.5V
Storage Temperature Range	-65°C to +150°C
Junction Temperature	+175°C
Lead Temperature (Soldering, Ten Seconds)	+300°C
ESD Classification	Class 1

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Reliability Information

Thermal Resistance	θ_{ja}	θ_{jc}
Ceramic PGA Package	32.9°C/W	7.2°C/W
Maximum Package Power Dissipation at +125°C	1.52 Watt	
Ceramic PGA Package	48,250 Gates	

Operating Conditions

Operating Voltage Range	+4.5V to +5.5V
Operating Temperature Range	-55°C to +125°C

TABLE 1. D.C. ELECTRICAL PERFORMANCE CHARACTERISTICS

Devices Guaranteed and 100% Tested

PARAMETER	SYMBOL	CONDITIONS	GROUP A SUBGROUPS	TEMPERATURE	LIMITS		UNITS
					MIN	MAX	
Logical One Input Voltage	V _{IH}	V _{CC} = 5.5V	1, 2, 3	-55°C $\leq T_A \leq$ +125°C	2.2	-	V
Logical Zero Input Voltage	V _{IL}	V _{CC} = 4.5V	1, 2, 3	-55°C $\leq T_A \leq$ +125°C	-	0.8	V
Output HIGH Voltage	V _{OH}	I _{OH} = -400μA V _{CC} = 4.5V (Note 1)	1, 2, 3	-55°C $\leq T_A \leq$ +125°C	2.6	-	V
Output LOW Voltage	V _{OL}	I _{OL} = +2.0mA V _{CC} = 4.5V (Note 1)	1, 2, 3	-55°C $\leq T_A \leq$ +125°C	-	0.4	V
Input Leakage Current	I _I	V _{IN} = V _{CC} or GND V _{CC} = 5.5V	1, 2, 3	-55°C $\leq T_A \leq$ +125°C	-10	+10	μA
Output Leakage Current	I _O	V _{OUT} = V _{CC} or GND V _{CC} = 5.5V	1, 2, 3	-55°C $\leq T_A \leq$ +125°C	-10	+10	μA
Clock Input High	V _{IHC}	V _{CC} = 5.5V	1, 2, 3	-55°C $\leq T_A \leq$ +125°C	3.0	-	V
Clock Input Low	V _{IIC}	V _{CC} = 4.5V	1, 2, 3	-55°C $\leq T_A \leq$ +125°C	-	0.8	V
Standby Power Supply Current	I _{CCSB}	V _{IN} = V _{CC} or GND V _{CC} = 5.5 V, Outputs Open	1, 2, 3	-55°C $\leq T_A \leq$ +125°C	-	500	μA
Operating Power Supply Current	I _{CCOP}	f = 15.0MHz V _{CC} = 5.5V (Note 2)	1, 2, 3	-55°C $\leq T_A \leq$ +125°C	-	120.0	mA
Functional Test	FT	(Note 3)	7, 8	-55°C $\leq T_A \leq$ +125°C	-	-	

NOTES:

1. Interchanging of force and sense conditions is permitted.
2. Operating Supply Current is proportional to frequency, typical rating is 8mA/MHz.

3. Tested as follows: f = 1MHz, V_{IH} = 2.6, V_{IL} = 0.4, V_{OH} \geq 1.5V, V_{OL} \leq 1.5V, V_{IHC} = 3.4V, and V_{IIC} = 0.4V.

TABLE 2. A.C. ELECTRICAL PERFORMANCE CHARACTERISTICS
Device Guaranteed and 100% Tested

PARAMETER	SYMBOL	(NOTE 1) CONDI- TIONS	GROUP A SUB- GROUPS	TEMPERATURE	LIMITS				UNITS	
					-15 (15MHz)		-25 (25.6MHz)			
					MIN	MAX	MIN	MAX		
Input Clock Period	T _{CK}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	66	-	39	-	ns	
FIR Clock Period	T _{FIR}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	66	-	39	-	ns	
Clock Pulse Width Low	T _{SPWL}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	26	-	16	-	ns	
Clock Pulse Width High	T _{SPWH}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	26	-	16	-	ns	
Clock Skew Between FIR_CK and CK_IN	T _{SK}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	0	T _{FIR} - 25	0	T _{FIR} - 19	ns	
RESET# Pulse Width Low	T _{RSPW}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	4T _{CK}	-	4T _{CK}	-	ns	
Recovery Time On RESET#	T _{RTRS}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	8T _{CK}	-	8T _{CK}	-	ns	
ASTARTIN# Pulse Width Low	T _{AST}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	T _{CK} + 10	-	T _{CK} + 10	-	ns	
STARTOUT# Delay From CK_IN	T _{STOD}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	-	35	-	20	ns	
STARTIN# Setup To CK_IN	T _{STIC}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	25	-	15	-	ns	
Setup Time on DATA_IN	T _{SET}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	20	-	16	-	ns	
Hold Time on All Inputs	T _{HOLD}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	0	-	0	-	ns	
Write Pulse Width Low	T _{WL}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	26	-	15	-	ns	
Write Pulse Width High	T _{WH}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	26	-	20	-	ns	
Setup Time on Address Bus Before the Rising Edge of Write	T _{STADD}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	28	-	24	-	ns	
Setup Time on Chip Select Before the Rising Edge of Write	T _{STCS}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	28	-	24	-	ns	
Setup Time on Control Bus Before the Rising Edge of Write	T _{STCB}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	28	-	24	-	ns	
DATA_RDY Pulse Width Low	T _{DRPWL}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	2T _{FIR} - 20	-	2T _{FIR} - 10	-	ns	
DATA_OUT Delay Relative to FIR_CK	T _{FIRDV}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	-	50	-	35	ns	
DATA_RDY Valid Delay Relative to FIR_CK	T _{FIRDR}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	-	35	-	25	ns	
DATA_OUT Delay Relative to OUT_SELH	T _{OUT}		9, 10, 11	-55°C ≤ T _A ≤ +125°C	-	30	-	25	ns	
Output Enable to Data Out Valid	T _{OEV}	Note 2	9, 10, 11	-55°C ≤ T _A ≤ +125°C	-	20	-	20	ns	

NOTES:

1. A.C. Testing: V_{CC} = 4.5V and 5.5V. Inputs are driven at 3.0V for a Logic "1" and 0.0V for a Logic "0". Input and output timing measurements are made at 1.5V for both a Logic "1" and "0". CLK is driven at 4.0V and 0V and measured at 2.0V.

2. Transition is measured at ±200mV from steady state voltage with loading as specified by test load circuit and C_L = 40pF.

TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS

PARAMETERS	SYMBOL	CONDITIONS	NOTES	TEMPERATURE	LIMITS				UNITS
					-15 (15MHz)	-25 (25.6MHz)	MIN	MAX	
CK_IN Pulse Width Low	TCH1L		1, 3	-55°C ≤ TA ≤ +125°C	29	-	19	-	ns
CK_IN Pulse Width High	TCH1H		1, 3	-55°C ≤ TA ≤ +125°C	29	-	19	-	ns
CK_IN Setup to FIR_CK	TCIS		1, 3	-55°C ≤ TA ≤ +125°C	27	-	17	-	ns
CK_IN Hold from FIR_CK	TCIH		1, 3	-55°C ≤ TA ≤ +125°C	2	-	2	-	ns
Input Capacitance	CIN	VCC = Open, f = 1MHz, All measurements are referenced to device GND.	1	TA = +25°C	-	12	-	12	pF
Output Capacitance	COUT	VCC = Open, f = 1MHz, All measurements are referenced to device GND.	1	TA = +25°C	-	10	-	10	pF
Output Disable Delay	TOEZ		1, 2	-55°C ≤ TA ≤ +125°C	-	20	-	20	ns
Output Rise Time	TOR		1, 2	-55°C ≤ TA ≤ +125°C	-	8	-	8	ns
Output Fall Time	TOF		1, 2	-55°C ≤ TA ≤ +125°C	-	8	-	8	ns

NOTES:


1. Parameters listed in Table 3 are controlled via design or process parameters and are not directly tested. These parameters are characterized upon initial design and after major process and/or design changes.

2. Loading is as specified in the test load circuit with CL = 40pF.

3. Applies only when H_BYP = 1 or H_DRATE = 0.

TABLE 4. APPLICABLE SUBGROUPS

CONFORMANCE GROUPS	METHOD	SUBGROUPS
Initial Test	100%/5004	-
Interim Test	100%/5004	-
PDA	100%	1
Final Test	100%	2, 3, 8A, 8B, 10, 11
Group A	—	1, 2, 3, 7, 8A, 8B, 9, 10, 11
Groups C & D	Samples/5005	1, 7, 9

Burn-In Circuit

PIN LEAD	PIN NAME	BURN-IN SIGNAL
A1	GND	GND
A2	DATA_IN 1	F2
A3	DATA_IN 2	F3
A4	DATA_IN 4	F5
A5	DATA_IN 7	F8
A6	DATA_IN 8	F1
A7	DATA_IN 11	F4
A8	DATA_IN 14	F7
A9	V _{CC}	V _{CC}
A10	GND	GND
A11	GND	GND
B1	STARTIN#	F15
B2	STARTOUT#	V _{CC} /2
B3	DATA_IN 0	F1
B4	DATA_IN 3	F4
B5	DATA_IN 6	F7
B6	DATA_IN 13	F6
B7	DATA_IN 12	F5
B8	DATA_IN 15	F8
B9	CK_IN	F0
B10	V _{CC}	V _{CC}
B11	DATA_OUT 1	V _{CC} /2

PIN LEAD	PIN NAME	BURN-IN SIGNAL
C1	ASTARTIN#	F15
C2	V _{CC}	V _{CC}
C5	DATA_IN 5	F6
C6	DATA_IN 9	F2
C7	DATA_IN 10	F3
C10	DATA_OUT 0	V _{CC} /2
C11	DATA_OUT 2	V _{CC} /2
D1	A1	F14
D2	RESET#	F16
D10	DATA_OUT 3	V _{CC} /2
D11	DATA_OUT 4	V _{CC} /2
E1	CS#	F11
E2	WR#	F11
E3	A0	F13
E9	DATA_OUT 5	V _{CC} /2
E10	DATA_OUT 6	V _{CC} /2
E11	DATA_OUT 7	V _{CC} /2
F1	C_BUS 10	F3
F2	C_BUS 15	F8
F3	C_BUS 14	F7
F9	DATA_OUT 9	V _{CC} /2
F10	V _{CC}	V _{CC}

NOTES:

1. V_{CC}/2 (2.7V ±10%) used for outputs only.
2. 47kΩ (±20%) resistor connected to all pins except V_{CC} and GND.
3. V_{CC} = 5.5 ±0.5V.
4. 0.1μF (min) capacitor between V_{CC} and GND per position.
5. F0 = 100kHz ±10%, F1 = F0/2, F2 = F1/2 F16 = F15/2, 40% - 60% Duty Cycle.
6. Input voltage limits: V_{IL} = 0.8 max, V_{IH} = 4.5V ±10%.

Burn-In Circuit (Continued)

PIN LEAD	PIN NAME	BURN-IN SIGNAL
K5	OUT_ENP#	F9
K6	V _{CC}	V _{CC}
K7	GND	GND
K8	DATA_OUT 22	V _{CC} /2
K9	DATA_OUT 19	V _{CC} /2
K10	DATA_OUT 17	V _{CC} /2

PIN LEAD	PIN NAME	BURN-IN SIGNAL
K11	DATA_OUT 15	V _{CC} /2
L1	C_BUS 6	F7
L2	C_BUS 3	F4
L3	C_BUS 2	F3
L4	C_BUS 0	F1
L5	OUT_ENX#	F9

PIN LEAD	PIN NAME	BURN-IN SIGNAL
L6	DATA_RDY#	V _{CC} /2
L7	V _{CC}	V _{CC}
L8	DATA_OUT 23	V _{CC} /2
L9	DATA_OUT 21	V _{CC} /2
L10	DATA_OUT 20	V _{CC} /2
L11	DATA_OUT 18	V _{CC} /2

NOTES:

1. V_{CC}/2 (2.7V ±10%) used for outputs only.
2. 47KΩ (±20%) resistor connected to all pins except V_{CC} and GND.
3. V_{CC} = 5.5 ±0.5V.
4. 0.1μF (min) capacitor between V_{CC} and GND per position.
5. F₀ = 100kHz ±10%, F₁ = F₀/2, F₂ = F₁/2 F₁₆ = F₁₅/2, 40% - 60% Duty Cycle.
6. Input voltage limits: V_{IL} = 0.8 max, V_{IH} = 4.5V ±10%.

Metal Topology**DIE DIMENSIONS:**

348 x 349.2 x 19±1 mils

METALLIZATION:


Type: Si - Al or Si - Al - Cu
 Thickness: 8kÅ

WORST CASE CURRENT DENSITY:1.18 x 10⁵A/cm²**GLASSIVATION:**

Type: Nitrox
 Thickness: 10kÅ

Metallization Mask Layout

HSP43220/883



3

1D FILTERS