



# High-Speed CMOS 4K x 9 Clocked FIFO with Output Enable

QS7244A


## FEATURES/BENEFITS

- Clocked Interface FIFOs for High-Speed Systems
- Data and Flags Change on Rising Edge of Clocks
- Fully Asynchronous Read and Write
- TTL Input and Output Level Compatible
- Very Low Power
- Coincidental or Different Read/Write Clocks
- 66 MHz Cycle Time
- Depth and Width Expandable
- Registered Flow-Through Architecture
- Available in 32-pin PLCC & 28-Pin SOJ Package
- Asynchronous Output Enable
- Noise Filters on Input Control Lines

## DESCRIPTION

The QS7244A is a 4K x 9 clocked or synchronous FIFO. It has independent clocked interfaces for both Read and Write which minimize the potential for noise on the Read and Write to false trigger and incorrectly advance the pointers. Additional Read/Write circuitry makes interfacing at high-speed much easier as no pulse shaping is required. The part also has an empty and full flag EF and FF which can be looked upon as input ready and output ready, ( $\overline{IR}$  and  $\overline{OR}$ ) for those who are familiar with that nomenclature. An output enable is provided to allow the part to be tristated. This part can be used in high-speed datacomms, data compression, image processing and graphics systems.

## FUNCTIONAL BLOCK DIAGRAM




**OPERATIONAL DESCRIPTION**

These interfaces provide high-speed data buffering in system designs and allow symmetrical clocks at speeds to 66 MHz. The clocks are controlled by Read and Write enable lines. Write enable and Write data are accepted at the rising edge of the Write clock. Read enable is accepted at the rising edge of the Read clock and Read data changes after the Read clock edge. Flag changes occur after either the Write clock edge or the Read clock edge, depending on the operation being performed. This FIFO uses a dual-port RAM based architecture with independent Read and Write pointers. These pointers are set to zero by the reset pulse, creating an empty condition. A Write Enable causes data to be written and the Write pointer to be incremented by the rising edge of the write clock. If the FIFO was empty, the Write data will flow directly to the outputs, and the empty flag will be cleared to indicate the output data is valid. A Read Enable will cause the Read pointer to be incremented to the next word on the rising edge of the Read clock. If there was only one word in the FIFO, the empty flag will be set by this same rising edge. The flag circuitry is based on a reliable sequential design giving precise full and empty conditions. These flags also prevent the FIFO from being written into when full or being read from when empty.


**PIN DESCRIPTIONS**

Name	I/O	Description
D	I	Data Inputs
Q	O	Data Outputs
RCLK	I	Read Clock
$\overline{RE}$	I	Read Enable
WCLK	I	Write Clock
$\overline{WE}$	I	Write Enable
$\overline{RS}$	I	Reset
EF( $\overline{OR}$ )	O	Empty Flag
FF( $\overline{IR}$ )	O	Full Flag
$\overline{OE}$	I	Output Enable

**28-PIN SOJ PINOUT**



**32-PIN PLCC PINOUT**



**ABSOLUTE MAXIMUM RATINGS**

Supply Voltage to Gound .....	-0.5 to 7.0V
DC Output Voltage $V_{OUT}$ .....	-0.5 to $V_{CC} + 0.5V$
DC Input Voltage $V_{IN}$ .....	-0.5 to $V_{CC} + 0.5V$
AC Input Voltage (Pulse Width $\leq 20$ ns) .....	-3.0V
DC Input Diode Current with $V_{IN} < 0$ .....	-20 mA
DC Output Diode Current with $V_{OUT} < 0$ .....	-50 mA
DC Output Current with $V_{OUT} > V_{CC}$ .....	50 mA
DC Output Current Max. Sink Current/Pin .....	+70 mA
DC Output Current Max. Source Current/Pin .....	-30 mA
Total DC Ground Current .....	$(N \times I_{OL} + M \times \Delta I_{CC})$ mA
Total DC $V_{CC}$ Power Supply Current .....	$(N \times I_{OH} + M \times \Delta I_{CC})$ mA
N = Number of outputs, M = Number of inputs	
Maximum Power Dissipation	
$T_{STG}$ Storage Temperature .....	-65°C to +165°C

**Note:** Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

**CAPACITANCE**

$T_A = 25^\circ C$ ,  $f = 1.0$  MHz TQFP (TF) Package

Name	Description	Conditions	Typ	Max	Units
$C_{IN}/C_{OUT}$	Input Capacitance	$V_{IN} = 0V$ , $f = 1$ MHz	5	8	pF

**Note:** Capacitance is guaranteed but not tested

**DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE**

$T_A = 25^\circ C$  to  $70^\circ C$ ,  $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Test Conditions	Min	Max	Units
$V_{IH}$	Input HIGH Voltage	Logic HIGH for All Conditions	2.0	6.0	V
$V_{IL}$	Input LOW Voltage	Logic LOW for All Conditions	—	0.8	V
$V_{OH}$	Output HIGH Voltage	$I_{OH} = -2$ mA, $V_{CC} = \text{Min}$	2.4	—	V
$V_{OL}$	Output LOW Voltage	$I_{OL} = 8$ mA, $V_{CC} = \text{Min}$	—	0.4	V
$ I_{IL} $	Input Leakage	$V_{CC} = \text{Max}$ , $GND < V_{IN} < V_{CC}$	—	5	$\mu A$
$ I_{OZ} $	Output Leakage	$V_{CC} = 5.5V$ , $V_O = V_{CC}$ or $0V$	—	10	$\mu a$

**POWER SUPPLY CHARACTERISTICS**

$T_A = 25^\circ C$  to  $70^\circ C$ ,  $V_{CC} = 5.0V \pm 10\%$

Symbol	Parameter	Cycle Time (ns)					Units
		-15	-20	-25	-30	-40	
$I_{CC1}$	Operating Current $V_{CC} = \text{Max}$ , Outputs Open $RE = WE = V_{IL}$ , $f = f_{MAX}$	165	150	140	140	135	mA
$I_{CC2}$	Standby Current $RE = WE = RS = V_{CC} - 2.0V$ Clocks Free Running	15	15	15	15	15	mA

## QS7244A PRELIMINARY

### SWITCHING CHARACTERISTICS OVER OPERATING RANGE


$V_{CC} = 5V \pm 10\%$ , Commercial  $T_A = 0^\circ C$  to  $+70^\circ C$

Symbol	Parameter	-15	-20	-25	-30	-40	Units	Type
frc, fwc	Read or Write Clock, MHz <sup>(2)</sup>	66.7	50	40	33	25	MHz	Max
trc, twc	Read or Write Cycle Time	15	20	25	30	40	ns	Min
tcw	Read or Write Clock HIGH or LOW <sup>(1)</sup>	7	8	10	12	15	ns	Min
ts	Setup Time	5	5	6	10		ns	Min
th	Hold Time	0	0	0	0	0	ns	Min
tcF	Clock to Flag Valid Output Delay	7	8	9	10	12	ns	Max
tcD	Clock to Data Valid Output Delay	9	10	11	12	14	ns	Min
trs	Reset Pulse Width <sup>(1)</sup>	8	10	15	17	19	ns	Min
teFL, tfFL	Flag Latency, $\overline{RE} \rightarrow EF$ , $\overline{WE} \rightarrow FF$ <sup>(4)</sup>	17	18	20	22	25	ns	Min
toE	Output Enable to Data Valid	5	6	7	8	10	ns	Min
tolZ	Output Enable LOW to Low-Z <sup>(2)</sup>	2	2	2	2	2	ns	Min
trSR	Reset Recovery Time	7	8	10	12	14	ns	Min
toHZ	Output Enable HIGH to Hi-Z <sup>(2)</sup>	8	9	10	12	14	ns	Max

**Notes:** These timings are measured as defined in AC Test Conditions

1. Pulse widths less than the specified minimum value may upset the internal pointers and are not allowed.
2. These values are guaranteed by design and not tested.
3. Minimum time to write clock edge for valid write enable to be accepted.
4. Time required from write clock edge to read clock edge for write to turn off empty on next clock. Time required  
from read clock edge to write clock edge for read to turn off full on next clock.
5. Transition to High-Z is measured  $\pm 200$  mV from prior steady state voltage.


### AC TEST CONDITIONS



Input Pulse Levels .....	GND to 3.0V
Input Rise/Fall Times .....	3 ns
Input Timing References Levels .....	1.5V
Output Reference Levels .....	1.5V

### OPERATIONAL DESCRIPTION

The 7244A Clocked FIFO consists of a dual port RAM, Read and Write address counters, a flag comparator, and synchronizing flip flops for the flags. A simplified block diagram of the 7244A Clocked FIFO is shown below. Note that the internal design of the 7244A Clocked FIFO is more complex than shown for maximum performance. The simplified block diagram shown is provided for understanding the operation of the FIFO. For detailed timing information, refer to the AC Specifications and timing diagrams.



**Clocked FIFO Simplified Block Diagram**

The dual port RAM is a static RAM with two independent sets of addressing logic. Each set of addressing logic can simultaneously and independently address words in the RAM. Each combination of addressing logic and its associated data I/O is called a port, hence the name dual port RAM. In the FIFO, one port is used only for writing and one port only for reading. If both ports have the same address and data is written by one port, the same data will be read immediately by the other port. The data is said to flow through the RAM.

The Read and Write address counters address the Read and Write ports of the dual port RAM. Each is a binary counter that increments on the rising edge of the clock, and is enabled for counting by a low active enable signal. These counters are asynchronously reset by a reset pulse.

Data is written into the dual port RAM when each Write clock validated by a  $\overline{WE}$  increments the Write address pointer. If the FIFO is empty, data from the write port will flow through to the read port following three write clock pulses (Fall-through mode). No  $\overline{RE}$  is necessary to present the first word on to the outputs. Subsequent RCLK is validated by  $\overline{RE}$  are needed to update the Read pointer and output subsequent data words. The 'flow-through' of this initial dataword happens regardless of the state of the  $\overline{RE}$  input.


The flag comparator continuously compares the contents of the two address counters. If the contents of the two address counters are equal, the FIFO is empty, and the empty flag is active. This is the case immediately after a reset pulse when both counters have been reset to zero. If the Write address counter value is equal to the Read address counter value plus the depth of the RAM (e.g., 4096 for a 4K x 9 FIFO), the FIFO is full, and the full flag is active. The flag outputs from the flag comparator are synchronized in flip flops by the appropriate Read or Write clocks so they change only following the rising edge of a clock.

Read and Write enable are inhibited by the empty and full flags, respectively. If the FIFO is empty, Read enable is inhibited because there is no next word in the FIFO to step to. If the FIFO is full, both the Write enable and the Write clock to the dual port RAM are inhibited because there is no place available to Write another word. (The gates corresponding to these Read and Write enable inhibits are not shown on the simplified block diagram.) Note that when there is one word in the FIFO, Read enable is allowed because the FIFO is stepping to the another word. Write enable and Read enable can be considered as "write current word" and "read next word," respectively.


The general operation of the 7244A Clocked FIFO is shown in the following timing diagrams.

TIMING DIAGRAMS

SINGLE READ OPERATION TIMING




WRITE OPERATION TIMING




6

**OPERATION WITH NO SKEW VIOLATION**



**Note:** Normal operation with no skew violation on the Empty Flag boundary.

**FLOW-THROUGH LATENCY TIMING**




7244A FIRST WORD FALL THROUGH

**Note:** Normal operation with no skew violation on the Empty Flag boundary.


Following a three read clock latency, valid data appears on the output bus and EF is updated. Under non  $t_{skew}$  violations the EF and the first data word will come out relative to the third read clock. The second data written in the same cycle (the cycle in which EF goes LOW) will be available when RE goes LOW with no latency.

**LAST WORD READ OPERATION**



When the last word is read, valid data appears on the output bus.  $\overline{RE}$  must be asserted again to update the EF, which will inhibit further reads from the FIFO. This can occur no sooner than one cycle after the last Read.


**THREE WRITES AND THREE READS WITH ASYNCHRONOUS CLOCKS**



If the  $\Delta t$  between the falling edge of WCLK3 and the rising edge of R2 is not violated the 7244A will output all three words continuously.




**THREE WRITES AND THREE READS WITH ASYNCHRONOUS CLOCKS**  
 $f_{WCLK} < f_{RCLK} \Delta t$



If the  $\Delta t$  between the falling edge of WCLK3 and the rising edge of RCLK2 is violated, the 7244A will not have enough time to process data word three. Therefore, the 7244A will assert the EF at the next RCLK and the third data word will take another 3 clock latency to output. ( $\overline{RE}$  not needed to output this word). Word 3 is not lost and is still in sync with EF.


Under this condition the EF and the first data word will come out relative to the fourth Read clock. If a second Write operation occurs within the same cycle, the EF will go HIGH when the next  $\overline{RE}$  goes LOW. EF will then go LOW with the second data word after another latency of four cycles.

**tsKEW ON BOUNDARY CONDITIONS**




In this condition, the latency is at the boundary between meeting and violating the skew timing. The EF and first data behave the same as the example above except the second data appears with no additional latency.

**FULL FLAG BOUNDARY**



**RESET OPERATION**



After a reset cycle, one dummy Write clock is required before the FIFO can resume normal operation.

**ORDERING INFORMATION**

Example:

