

Dual Digitally Controlled Potentiometers (XDCPs™)

The Intersil X93256 is a dual digitally controlled potentiometer (XDCP). The device consists of two resistor arrays, wiper switches, a control section, and nonvolatile memory. The wiper positions are controlled by individual Up/Down interfaces.


A potentiometer is implemented by a resistor array composed of 31 resistive elements and a wiper switching network. The position of each wiper element is controlled by a set of independent CS, U/D, and INC inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon a subsequent power-up operation.

Each potentiometer is connected as a three-terminal variable resistor and can be used in a wide variety of applications including:

- Bias and Gain Control
- LCD Contrast Adjustment

Pinout

X93256
(14 LD TSSOP)
TOP VIEW



*NC can be left unconnected, or connected to any voltage between V_{SS} and V_{CC}.

Ordering Information

PART NUMBER	PART MARKING	V _{CC} LIMITS (V)	R _{TOTAL} (kΩ)	TEMPERATURE RANGE (°C)	PACKAGE	PKG. DWG. #
X93256UV14I-2.7*	X9325 6UVG	2.7 to 5.5	50	-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X93256UV14IZ-2.7* (Note)	X9325 6UZG		50	-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173
X93256WV14I-2.7*	X9325 6WVG		12.5	-40 to +85	14 Ld TSSOP (4.4mm)	M14.173
X93256WV14IZ-2.7* (Note)	X9325 6WZG		12.5	-40 to +85	14 Ld TSSOP (4.4mm) (Pb-free)	M14.173


*Add "T1" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

Features

- Dual solid-state potentiometers
- Individual Up/Down interfaces
- 32 wiper tap points per potentiometer
 - Wiper position stored in nonvolatile memory and recalled on power-up
- 31 resistive elements per potentiometer
 - Temperature compensated
 - Maximum resistance tolerance of ±25%
 - Terminal voltage, 0 to V_{CC}
- Low power CMOS
 - V_{CC} = 2.7V to 5.5V.
 - Active current, 200µA typical per potentiometer
 - Standby current, 4µA max per potentiometer
- High reliability
 - Endurance 200,000 data changes per bit
 - Register data retention, 100 years
- R_{TOTAL} value = 12.5kΩ, 50kΩ
- Package
 - 14 Ld TSSOP
- Pb-free available (RoHS compliant)

Block Diagram



Pin Descriptions

TSSOP	SYMBOL	BRIEF DESCRIPTION
1	R _{W1}	R_{W1} . The R _{W1} pin of the X93256 is the wiper terminal of the first potentiometer, which is equivalent to the movable terminal of a mechanical potentiometer.
2	R _{L1}	R_{L1} . The R _{H1} and R _{L1} pins of the X93256 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V _{SS} and the maximum is V _{CC} . The terminology of R _{H1} and R _{L1} references the relative position of the terminal in relation to wiper movement direction selected by the U/D input.
3	CS ₁	Chip Select 1 (CS₁) . The first potentiometer is selected when the CS ₁ input is LOW. The current counter value is stored in nonvolatile memory when CS ₁ is returned HIGH while the INC ₁ input is also HIGH. After the store operation is complete, the first potentiometer of the X93256 will be placed in the low power standby mode until the first potentiometer is selected once again.
4	INC ₂	Increment 2 (INC₂) . The INC ₂ input is negative-edge triggered. Toggling INC ₂ will move the wiper of the second potentiometer and either increment or decrement the counter in the direction indicated by the logic level on the U/D ₂ input.
5	U/D ₂	Up/Down 2 (U/D₂) . The U/D ₂ input controls the direction of the second potentiometer wiper movement and whether the counter for the second potentiometer is incremented or decremented.
6	R _{H2}	R_{H2} . The R _{H2} and R _{L2} pins of the X93256 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V _{SS} and the maximum is V _{CC} . The terminology of R _{H2} and R _{L2} references the relative position of the wiper terminal for the second potentiometer in relation to the wiper movement direction selected by the U/D ₂ input.
7	V _{SS}	Ground.
8	R _{W2}	R_{W2} . The R _{W2} pin of the X93256 is the wiper terminal of the second potentiometer, which is equivalent to the movable terminal of a mechanical potentiometer.
9	R _{L2}	R_{L2} . The R _{H2} and R _{L2} pins of the X93256 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V _{SS} and the maximum is V _{CC} . The terminology of R _{H2} and R _{L2} references the relative position of the wiper terminal for the second potentiometer in relation to the wiper movement direction selected by the U/D ₂ input.
10	CS ₂	Chip Select 2 (CS₂) . The second potentiometer is selected when the CS ₂ input is LOW. The current counter value is stored in nonvolatile memory when CS ₂ is returned HIGH while the INC ₂ input is also HIGH. After the store operation is complete, the second potentiometer of the X93256 will be placed in the low power standby mode until the second potentiometer is selected once again.
11	V _{CC}	Supply Voltage.
12	INC ₁	Increment 1 (INC₁) . The INC ₁ input is negative-edge triggered. Toggling INC ₁ will move the wiper of the first potentiometer and either increment or decrement the counter in the direction indicated by the logic level on the U/D ₁ input.
13	U/D ₁	Up/Down 1 (U/D₁) . The U/D ₁ input controls the direction of the first potentiometer wiper movement and whether the counter for the first potentiometer is incremented or decremented.
14	R _{H1}	R_{H1} . The R _{H1} and R _{L1} pins of the X93256 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V _{SS} and the maximum is V _{CC} . The terminology of R _{H1} and R _{L1} references the relative position of the wiper terminal for the first potentiometer in relation to the wiper movement direction selected by the U/D ₁ input.

Absolute Maximum Ratings

Voltage on \overline{CS} , \overline{INC} , U/\overline{D} , R_H , R_L and V_{CC}
 with respect to V_{SS} -1V to +6.5V
 Maximum resistor current 2mA

Thermal Information

Temperature under bias -65°C to +135°C
 Storage temperature -65°C to +150°C
 Maximum reflow temperature (40s) +240°C
 Pb-free reflow profile see link below
<http://www.intersil.com/pbfree/Pb-FreeReflow.asp>

Recommended Operating Conditions

Temperature Range
 Industrial -40°C to +85°C
 Supply Voltage
 V_{CC} 2.7V to 5.5V (Note 6)

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

1. Absolute linearity is utilized to determine actual wiper resistance vs expected resistance = $(V_{H(n)}(\text{actual}) - V_{H(n)}(\text{expected})) = \pm 1 \text{ MI}$ Maximum. $n = 1 \dots 29$ only.
2. Relative linearity is a measure of the error in step size between taps = $V_{H(n+1)} - [V_{H(n)} + \text{MI}] = \pm 0.5 \text{ MI}$, $n = 1 \dots 29$ only.
3. 1 MI = Minimum Increment = $R_{TOT}/31$.
4. Typical values are for $T_A = +25^\circ\text{C}$ and nominal supply voltage.
5. Limits established by characterization and are not production tested.
6. When performing multiple write operations, V_{CC} must not decrease by more than 150mV from its initial value.
7. Parts are 100% tested at +25°C. Temperature limits established by characterization and are not production tested.

Potentiometer Characteristics Over recommended operating conditions, unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS/NOTES	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
R_{TOT}	End-to-End Resistance	W option	9.375	12.5	15.625	k Ω
		U option	37.5	50	62.5	k Ω
V_R	R_H , R_L Terminal Voltages		0		V_{CC}	V
	Power Rating	$R_{TOTAL} = 50\text{k}\Omega$ (Note 5)			1	mW (Note 6)
	Noise	Ref: 1kHz (Note 5)		-120		dBV (Note 6)
R_W	Wiper Resistance	((Note 5)			1100	Ω
I_W	Wiper Current	(Notes 5)			0.6	mA
	Resolution			3		%
	Absolute Linearity (Note 1)	$V_{H(n)}(\text{actual}) - V_{H(n)}(\text{expected})$			± 1	MI (Note 3)
	Relative Linearity (Note 2)	$V_{H(n+1)} - [V_{H(n)} + \text{MI}]$			± 0.5	MI (Note 3)
	R_{TOTAL} Temperature Coefficient	(Note 5)		± 35		ppm/ $^\circ\text{C}$
$C_H/C_L/C_W$	Potentiometer Capacitances	See "Circuit #2 SPICE Macro Model" on page 4		10/10/25		pF (Note 5)

DC Operating Characteristics Over recommended operating conditions, unless otherwise stated.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
I _{CC1}	V _{CC} Active Current (Increment)	$\overline{CS} = V_{IL}, U/\overline{D} = V_{IL} \text{ or } V_{IH} \text{ and } \overline{INC} = 0.4V @ \text{max. } t_{CYC} V_{CC} = 3V$		50	250	μA
		$\overline{CS} = V_{IL}, U/\overline{D} = V_{IL} \text{ or } V_{IH} \text{ and } \overline{INC} = 0.4V @ \text{max. } t_{CYC} V_{CC} = 5V$		200	300	
I _{CC2}	V _{CC} Active Current (Store) (EEPROM Store)	$\overline{CS} = V_{IH}, U/\overline{D} = V_{IL} \text{ or } V_{IH} \text{ and } \overline{INC} = V_{IH} @ \text{max. } t_{WR} V_{CC} = 3V$			600	μA
		$\overline{CS} = V_{IH}, U/\overline{D} = V_{IL} \text{ or } V_{IH} \text{ and } \overline{INC} = V_{IH} @ \text{max. } t_{WR} V_{CC} = 5V$			1400	μA
I _{SB}	Standby Supply Current	$\overline{CS} = V_{CC} - 0.3V, U/\overline{D} \text{ and } \overline{INC} = V_{SS} \text{ or } V_{CC} - 0.3V V_{CC} = 3V$			1	μA
		$\overline{CS} = V_{CC} - 0.3V, U/\overline{D} \text{ and } \overline{INC} = V_{SS} \text{ or } V_{CC} - 0.3V V_{CC} = 5V$			4	μA
I _{LI}	CS input Leakage Current	V _{IN} = V _{CC}			±1	μA
I _{LI}	CS input Leakage Current	V _{CC} = 3V, $\overline{CS} = 0$	60	100	150	μA
I _{LI}	CS input Leakage Current	V _{CC} = 5V, $\overline{CS} = 0$	120	200	250	μA
I _{LI}	$\overline{INC}, U/\overline{D}$ Input Leakage Current	V _{IN} = V _{SS} to V _{CC}			±1	μA
V _{IH}	$\overline{CS}, \overline{INC}, U/\overline{D}$ input HIGH Voltage		V _{CC} × 0.7		V _{CC} + 0.5	V
V _{IL}	$\overline{CS}, \overline{INC}, U/\overline{D}$ input LOW Voltage		-0.5		V _{CC} × 0.1	V
C _{IN} (Note 6)	$\overline{CS}, \overline{INC}, U/\overline{D}$ Input Capacitance	V _{CC} = 3V, V _{IN} = V _{SS} , T _A = +25°C, f = 1MHz (Note 5)			10	pF


Endurance and Data Retention

PARAMETER	MIN	UNIT
Minimum endurance	200,000	Data changes per bit
Data retention	100	Years


AC Conditions of Test

Input pulse levels	0V to 3V
Input rise and fall times	10ns
Input reference levels	1.5V

Test Circuit #1



Circuit #2 SPICE Macro Model




AC Operating Characteristics Over recommended operating conditions, unless otherwise specified. In the table, $\overline{CS}, \overline{INC}, U/\overline{D}, R_H$ and R_L are used to refer to either CS₁ or CS₂, etc.

SYMBOL	PARAMETER	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
t _{CI}	\overline{CS} to \overline{INC} Setup	100			ns
t _{DI}	\overline{INC} HIGH to U/ \overline{D} Change	100			ns
t _{DI}	U/ \overline{D} to \overline{INC} Setup	100			ns
t _{IL}	\overline{INC} LOW Period	1			μs
t _{IH}	\overline{INC} HIGH Period	1			μs

AC Operating Characteristics Over recommended operating conditions, unless otherwise specified. In the table, \overline{CS} , \overline{INC} , U/\overline{D} , R_H and R_L are used to refer to either \overline{CS}_1 or \overline{CS}_2 , etc. (Continued)

SYMBOL	PARAMETER	MIN (Note 7)	TYP (Note 4)	MAX (Note 7)	UNIT
t_{IC}	\overline{INC} Inactive to \overline{CS} Inactive	1			μs
t_{CPH}	\overline{CS} Deselect Time (No store)	250			ns
t_{CPH}	\overline{CS} Deselect Time (Store)	10			ms
t_{CYC}	\overline{INC} Cycle Time	2			μs
t_R, t_F (Note 5)	\overline{INC} Input Rise and Fall time			500	μs
$t_R V_{CC}$ (Note 5)	V_{CC} Power-up Rate	0.2		50	V/ms
t_{WR}	Store Cycle		5	10	ms

AC Timing



Note: \overline{CS} , \overline{INC} , U/\overline{D} , R_H and R_L are used to refer to either \overline{CS}_1 or \overline{CS}_2 , etc.

Power-up and Power-down Requirements

There are no restrictions on the power-up or power-down conditions of V_{CC} and the voltages applied to the potentiometer pins provided that V_{CC} is always more positive than or equal to V_H and V_L , i.e., $V_{CC} \geq V_H, V_L$. The V_{CC} ramp rate specification is always in effect.

Pin Descriptions

In the text, \overline{CS} , \overline{INC} , U/\overline{D} , R_H , R_W , and R_L are used to refer to either \overline{CS}_1 or \overline{CS}_2 , etc. Note: These signals can be applied independently or at the same time.

R_H and R_L

The R_H and R_L pins of the X93256 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is V_{SS} and the maximum is V_{CC} . The terminology of R_H and R_L references the relative position of the terminal in relation to wiper movement direction selected by the U/\overline{D} input per potentiometer.

R_W

The R_W pin of the X93256 is the wiper terminal of the potentiometer, which is equivalent to the movable terminal of a mechanical potentiometer.

Up/Down (U/\overline{D})

The U/\overline{D} input controls the direction of a single potentiometer's wiper movement and whether the counter is incremented or decremented.

Increment (\overline{INC})

The \overline{INC} input is negative-edge triggered. Toggling \overline{INC} will move the wiper and either increment or decrement the pertaining potentiometer's counter in the direction indicated by the logic level on the pertaining potentiometer's U/\overline{D} input.

Chip Select (\overline{CS})

A potentiometer is selected when the pertaining \overline{CS} input is LOW. Its current counter value is stored in nonvolatile memory when the pertaining \overline{CS} is returned HIGH while the pertaining \overline{INC} input is also HIGH. After the store operation is complete the affected potentiometer will be placed in the low power standby mode until the potentiometer is selected once again.

Principles of Operation

There are multiple sections for each potentiometer in the X93256: an input control, a counter and decode section; the nonvolatile memory; and a resistor array. Each input control

section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions, the contents of the counter can be stored in nonvolatile memory and retained for future use. Each resistor array is comprised of 31 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the connection at that point to the wiper.

Each wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

If the wiper is moved several positions, multiple taps are connected to the wiper for t_{1W} (INC to V_W change). The 2-terminal resistance value for the device can temporarily change by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory for each potentiometer. When power is restored, the contents of the memory are recalled and each wiper is set to the value last stored.

Instructions and Programming

The \overline{INC} , $\overline{U/D}$ and \overline{CS} inputs control the movement of the pertaining wiper along the resistor array. With \overline{CS} set LOW the pertaining potentiometer is selected and enabled to respond to the $\overline{U/D}$ and \overline{INC} inputs. HIGH to LOW transitions on \overline{INC} will increment or decrement (depending on the state of the $\overline{U/D}$ input) a 5-bit counter. The output of this counter is decoded to select one of thirty two wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever each \overline{CS} transitions HIGH while the pertaining \overline{INC} input is also HIGH. In order to avoid an accidental store during power-up, each \overline{CS} must go HIGH with V_{CC} during initial power-up. When left open, each \overline{CS} pin is internally pulled up to V_{CC} by an internal 30k resistor.

The system may select the X93256, move any wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as previously described and once the new position is reached, the system must keep \overline{INC} LOW while taking \overline{CS} HIGH. The new wiper position will be maintained until changed by the system or until a power-up/down cycle recalled the previously stored data. In order to recall the stored position of the wiper on power-up, the \overline{CS} pin must be held HIGH.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system

parameter changes due to temperature drift, or other system trim requirements.

The state of $\overline{U/D}$ may be changed while \overline{CS} remains LOW. This allows the host system to enable the device and then move each wiper up and down until the proper trim is attained.


Mode Selection

CS	INC	U/D	MODE
L		H	Wiper Up
L		L	Wiper Down
	H	X	Store Wiper Position
H	X	X	Standby Current
	L	X	No Store, Return to Standby
	L	H	Wiper Up (not recommended)
	L	L	Wiper Down (not recommended)

Symbol Table

WAVEFORM	INPUTS	OUTPUTS
	Must be steady	Will be steady
	May change from Low to High	Will change from Low to High
	May change from High to Low	Will change from High to Low
	Don't Care: Changes Allowed	Changing: State Not Known
	N/A	Center Line is High Impedance

Thin Shrink Small Outline Plastic Packages (TSSOP)



M14.173
14 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.041	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
c	0.0035	0.0079	0.09	0.20	-
D	0.195	0.199	4.95	5.05	3
E1	0.169	0.177	4.30	4.50	4
e	0.026 BSC		0.65 BSC		-
E	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
N	14		14		7
α	0°	8°	0°	8°	-

Rev. 2 4/06

NOTES:

1. These package dimensions are within allowable dimensions of JEDEC MO-153-AC, Issue E.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
4. Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
6. "L" is the length of terminal for soldering to a substrate.
7. "N" is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com