

## Presettable Synchronous 4-Bit Binary Up/Down Counter

### Features

- **Buffered Inputs**
- **Typical Propagation Delay**
  - 12.8ns at  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $C_L = 50pF$
- **Exceeds 2kV ESD Protection MIL-STD-883, Method 3015**
- **SCR-Latchup-Resistant CMOS Process and Circuit Design**
- **Speed of Bipolar FAST™/AS/S with Significantly Reduced Power Consumption**
- **Balanced Propagation Delays**
- **AC Types Feature 1.5V to 5.5V Operation and Balanced Noise Immunity at 30% of the Supply**
- **±24mA Output Drive Current**
  - Fanout to 15 FAST™ ICs
  - Drives 50Ω Transmission Lines

### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE
CD54AC191F3A	-55 to 125	16 Ld CERDIP
CD54ACT191F3A	-55 to 125	16 Ld CERDIP

#### NOTES:

1. When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.
2. Wafer and die for this part number is available which meets all electrical specifications. Please contact your local TI sales office or customer service for ordering information.


### Description

The CD54AC191 and CD54ACT191 are asynchronously presettable binary up/down synchronous counters that utilize Advanced CMOS Logic technology. Presetting the counter to the number on preset data inputs (P0-P3) is accomplished by setting LOW the asynchronous parallel load input ( $\overline{PL}$ ). Counting occurs when PL is HIGH, Count Enable ( $\overline{CE}$ ) is LOW, and the Up/Down ( $\overline{U/D}$ ) input is either LOW for up-counting or HIGH for down-counting. The counter is incremented or decremented synchronously with the LOW-to-HIGH transition of the clock.


When an overflow or underflow of the counter occurs, the Terminal Count (TC) output, which is LOW during counting, goes HIGH and remains HIGH for one clock cycle. This output can be used for look-ahead carry in high-speed cascading (see Figure 12). The TC output also initiates the Ripple Clock (RC) output which, normally HIGH, goes LOW and remains LOW for the low-level cascaded using the Ripple Count output.

### Pinout

CD54AC191, CD54ACT191  
(CERDIP)  
TOP VIEW



**Functional Diagram**



**TRUTH TABLE**

INPUTS				FUNCTION
$\overline{PL}$	$\overline{CE}$	$\overline{U/D}$	CP	
H	L	L	↑	Count Up
H	L	H	↑	Count Down
L	X	X	X	Asynchronous Preset
H	H	X	X	No Change

$\overline{U/D}$  or  $\overline{CE}$  should be changed only when clock is high.

X = Don't Care

↑ = Low-to-High clock transition.

# CD54AC191, CD54ACT191

## Absolute Maximum Ratings

DC Supply Voltage, $V_{CC}$ .....	-0.5V to 6V
DC Input Diode Current, $I_{IK}$	
For $V_I < -0.5V$ or $V_I > V_{CC} + 0.5V$ .....	$\pm 20mA$
DC Output Diode Current, $I_{OK}$	
For $V_O < -0.5V$ or $V_O > V_{CC} + 0.5V$ .....	$\pm 50mA$
DC Output Source or Sink Current per Output Pin, $I_O$	
For $V_O > -0.5V$ or $V_O < V_{CC} + 0.5V$ .....	$\pm 50mA$
DC $V_{CC}$ or Ground Current, $I_{CC}$ or $I_{GND}$ (Note 3) .....	$\pm 100mA$

## Thermal Information

Thermal Resistance (Typical, Note 5)	$\theta_{JA}$ ( $^{\circ}C/W$ )
PDIP Package .....	—
SOIC Package .....	—
Maximum Junction Temperature (Hermetic Package or Die) . . .	$175^{\circ}C$
Maximum Storage Temperature Range .....	$-65^{\circ}C$ to $150^{\circ}C$
Maximum Lead Temperature (Soldering 10s) .....	$300^{\circ}C$

## Operating Conditions

Temperature Range, $T_A$ .....	$-55^{\circ}C$ to $125^{\circ}C$
Supply Voltage Range, $V_{CC}$ (Note 4)	
AC Types .....	1.5V to 5.5V
ACT Types .....	4.5V to 5.5V
DC Input or Output Voltage, $V_I$ , $V_O$ .....	0V to $V_{CC}$
Input Rise and Fall Slew Rate, dt/dv	
AC Types, 1.5V to 3V .....	50ns (Max)
AC Types, 3.6V to 5.5V .....	20ns (Max)
ACT Types, 4.5V to 5.5V .....	10ns (Max)

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

### NOTES:

3. For up to 4 outputs per device, add  $\pm 25mA$  for each additional output.
4. Unless otherwise specified, all voltages are referenced to ground.
5.  $\theta_{JA}$  is measured with the component mounted on an evaluation PC board in free air.

## DC Electrical Specifications

PARAMETER	SYMBOL	TEST CONDITIONS		$V_{CC}$ (V)	25 $^{\circ}C$		-40 $^{\circ}C$ TO 85 $^{\circ}C$		-55 $^{\circ}C$ TO 125 $^{\circ}C$		UNITS	
		$V_I$ (V)	$I_O$ (mA)		MIN	MAX	MIN	MAX	MIN	MAX		
<b>AC TYPES</b>												
High Level Input Voltage	$V_{IH}$	-	-	1.5	1.2	-	1.2	-	1.2	-	V	
				3	2.1	-	2.1	-	2.1	-	V	
				5.5	3.85	-	3.85	-	3.85	-	V	
Low Level Input Voltage	$V_{IL}$	-	-	1.5	-	0.3	-	0.3	-	0.3	V	
				3	-	0.9	-	0.9	-	0.9	V	
				5.5	-	1.65	-	1.65	-	1.65	V	
High Level Output Voltage	$V_{OH}$	$V_{IH}$ or $V_{IL}$	-0.05	-0.05	1.5	1.4	-	1.4	-	1.4	-	V
			-0.05	-0.05	3	2.9	-	2.9	-	2.9	-	V
			-0.05	-0.05	4.5	4.4	-	4.4	-	4.4	-	V
			-4	-4	3	2.58	-	2.48	-	2.4	-	V
			-24	-24	4.5	3.94	-	3.8	-	3.7	-	V
			-75 (Note 6, 7)	-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	V
-50 (Note 6, 7)	-50 (Note 6, 7)	5.5	-	-	-	-	3.85	-	V			

## CD54AC191, CD54ACT191

### DC Electrical Specifications (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS		V <sub>CC</sub> (V)	25°C		-40°C TO 85°C		-55°C TO 125°C		UNITS		
		V <sub>I</sub> (V)	I <sub>O</sub> (mA)		MIN	MAX	MIN	MAX	MIN	MAX			
Low Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.05	1.5	-	0.1	-	0.1	-	0.1	V		
			0.05	3	-	0.1	-	0.1	-	0.1	V		
			0.05	4.5	-	0.1	-	0.1	-	0.1	V		
			12	3	-	0.36	-	0.44	-	0.5	V		
			24	4.5	-	0.36	-	0.44	-	0.5	V		
			75 (Note 6, 7)	5.5	-	-	-	1.65	-	-	V		
			50 (Note 6, 7)	5.5	-	-	-	-	-	1.65	V		
Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μA		
Quiescent Supply Current MSI	I <sub>CC</sub>	V <sub>CC</sub> or GND	0	5.5	-	8	-	80	-	160	μA		
<b>ACT TYPES</b>													
High Level Input Voltage	V <sub>IH</sub>	-	-	4.5 to 5.5	2	-	2	-	2	-	V		
Low Level Input Voltage	V <sub>IL</sub>	-	-	4.5 to 5.5	-	0.8	-	0.8	-	0.8	V		
High Level Output Voltage	V <sub>OH</sub>	V <sub>IH</sub> or V <sub>IL</sub>	-0.05	4.5	4.4	-	4.4	-	4.4	-	4.4	V	
			-24	4.5	3.94	-	3.8	-	3.7	-	3.7	V	
			-75 (Note 6, 7)	5.5	-	-	3.85	-	-	-	-	-	V
			-50 (Note 6, 7)	5.5	-	-	-	-	-	3.85	-	3.85	V
Low Level Output Voltage	V <sub>OL</sub>	V <sub>IH</sub> or V <sub>IL</sub>	0.05	4.5	-	0.1	-	0.1	-	0.1	V		
			24	4.5	-	0.36	-	0.44	-	0.5	V		
			75 (Note 6, 7)	5.5	-	-	-	1.65	-	-	V		
			50 (Note 6, 7)	5.5	-	-	-	-	-	1.65	V		
Input Leakage Current	I <sub>I</sub>	V <sub>CC</sub> or GND	-	5.5	-	±0.1	-	±1	-	±1	μA		
Quiescent Supply Current MSI	I <sub>CC</sub>	V <sub>CC</sub> or GND	0	5.5	-	8	-	80	-	160	μA		
Additional Supply Current per Input Pin TTL Inputs High 1 Unit Load	ΔI <sub>CC</sub>	V <sub>CC</sub> -2.1	-	4.5 to 5.5	-	2.4	-	2.8	-	3	mA		

**NOTES:**

6. Test one output at a time for a 1-second maximum duration. Measurement is made by forcing current and measuring voltage to minimize power dissipation.
7. Test verifies a minimum 50Ω transmission-line-drive capability at 85°C, 75Ω at 125°C.

### ACT Input Load Table

INPUT	UNIT LOAD
P0-P3, P <sub>L</sub>	0.75
CL, U/D, C <sub>E</sub>	0.85

NOTE: Unit load is ΔI<sub>CC</sub> limit specified in DC Electrical Specifications Table, e.g., 2.4mA max at 25°C.

**CD54AC191, CD54ACT191**

**Prerequisite For Switching Function**

PARAMETER	SYMBOL	V <sub>CC</sub> (V)	-40°C TO 85°C		-55°C TO 125°C		UNITS
			MIN	MAX	MIN	MAX	
<b>AC TYPES</b>							
Max. Frequency	f <sub>MAX</sub> (Note 10)	1.5	5.5	-	4.8	-	MHz
		3.3 (Note 8)	49	-	43	-	MHz
		5 (Note 9)	68	-	60	-	MHz
CP Pulse Width	t <sub>W</sub>	1.5	91	-	104	-	ns
		3.3	10.5	-	11.6	-	ns
		5	7.3	-	8.3	-	ns
P <sub>L</sub> Pulse Width	t <sub>W</sub>	1.5	66	-	75	-	ns
		3.3	7.4	-	8.4	-	ns
		5	5.3	-	6	-	ns
Recovery Time	t <sub>REC</sub>	1.5	71	-	81	-	ns
		3.3	8	-	9.1	-	ns
		5	5.7	-	6.5	-	ns
Set-Up Time, P <sub>n</sub> to P <sub>L</sub>	t <sub>SU</sub>	1.5	44	-	50	-	ns
		3.3	4.9	-	5.6	-	ns
		5	3.5	-	4	-	ns
Set-Up Time, C <sub>E</sub> to CP	t <sub>SU</sub>	1.5	115	-	131	-	ns
		3.3	12.9	-	14.7	-	ns
		5	9.2	-	10.5	-	ns
Set-Up Time, U/D to CP	t <sub>SU</sub>	1.5	132	-	150	-	ns
		3.3	14.7	-	16.8	-	ns
		5	10.5	-	12	-	ns
Hold Time, P <sub>n</sub> to P <sub>L</sub>	t <sub>H</sub>	1.5	22	-	25	-	ns
		3.3	2.5	-	2.8	-	ns
		5	2	-	2	-	ns
Hold Time, C <sub>E</sub> to CP	t <sub>H</sub>	1.5	0	-	0	-	ns
		3.3	0	-	0	-	ns
		5	0	-	0	-	ns
Hold Time, U/D to CP	t <sub>H</sub>	1.5	0	-	0	-	ns
		3.3	0	-	0	-	ns
		5	0	-	0	-	ns
<b>ACT TYPES</b>							
Max. Frequency	f <sub>MAX</sub> (Note 10)	5 (Note 9)	68	-	60	-	MHz
CP Pulse Width	t <sub>W</sub>	5	7.3	-	8.3	-	ns
P <sub>L</sub> Pulse Width	t <sub>W</sub>	5	5.3	-	6	-	ns
Recovery Time	t <sub>REC</sub>	5	5.7	-	6.5	-	ns
Set-Up Time, P <sub>n</sub> to P <sub>L</sub>	t <sub>SU</sub>	5	3.5	-	4	-	ns

## CD54AC191, CD54ACT191

### Prerequisite For Switching Function (Continued)

PARAMETER	SYMBOL	V <sub>CC</sub> (V)	-40°C TO 85°C		-55°C TO 125°C		UNITS
			MIN	MAX	MIN	MAX	
Set-Up Time, $\overline{CE}$ to CP	t <sub>SU</sub>	5	9.2	-	10.5	-	ns
Set-Up Time, $\overline{U/D}$ to CP	t <sub>SU</sub>	5	10.5	-	12	-	ns
Hold Time, Pn to $\overline{PL}$	t <sub>H</sub>	5	2	-	2	-	ns
Hold Time, $\overline{CE}$ to CP	t <sub>H</sub>	5	0	-	0	-	ns
Hold Time, $\overline{U/D}$ to CP	t <sub>H</sub>	5	0	-	0	-	ns

**NOTES:**

8. 3.3V Min is at 3V.

9. 5V Min is at 4.5V.

10. Applies to non-cascaded operation only. With cascaded counters clock-to-terminal count propagation delays, count enable ( $\overline{CE}$ )-to-clock set-up times, and count enable ( $\overline{CE}$ )-to-clock hold times determine max clock frequency. For example, with these AC devices at 85°C and V<sub>CC</sub> = 5V:.

$$f_{MAX} (CP) = \frac{1}{CP\text{-to-TC prop. delay} + \overline{CE}\text{-to-CP setup} + \overline{CE}\text{-to-CP Hold}} = \frac{1}{18.2 + 9.2 + 0} \approx 36\text{MHz}$$

### Switching Specifications Input t<sub>r</sub>, t<sub>f</sub> = 3ns, C<sub>L</sub> = 50pF (Worst Case)

PARAMETER	SYMBOL	V <sub>CC</sub> (V)	-40°C TO 85°C			-55°C TO 125°C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
<b>AC TYPES</b>									
Propagation Delay PL to Qn	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	171	-	-	188	ns
		3.3 (Note 12)	5.4	-	19.1	5.3	-	21	ns
		5 (Note 13)	3.9	-	13.6	3.8	-	15	ns
Propagation Delay Pn to Qn	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	173	-	-	190	ns
		3.3	5.4	-	19.4	5.3	-	21.3	ns
		5	3.9	-	13.8	3.8	-	15.2	ns
Propagation Delay CP to Qn	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	182	-	-	200	ns
		3.3	5.8	-	20.4	5.6	-	22.4	ns
		5	4.1	-	14.5	4	-	16	ns
Propagation Delay CP to $\overline{RC}$	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	136	-	-	150	ns
		3.3	4.3	-	15.3	4.2	-	16.8	ns
		5	3.1	-	11	3	-	12	ns
Propagation Delay CP to TC	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	227	-	-	250	ns
		3.3	7.2	-	25.5	7	-	28	ns
		5	5.2	-	18.2	5	-	20	ns
Propagation Delay $\overline{U/D}$ to $\overline{RC}$	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	246	-	-	271	ns
		3.3	7.8	-	27.6	7.6	-	30.4	ns
		5	5.6	-	19.7	5.4	-	21.7	ns
Propagation Delay $\overline{U/D}$ to TC	t <sub>PLH</sub> , t <sub>PHL</sub>	1.5	-	-	160	-	-	176	ns
		3.3	5.1	-	17.9	4.9	-	19.7	ns
		5	3.6	-	12.8	3.5	-	14.1	ns

## CD54AC191, CD54ACT191

### Switching Specifications Input $t_r$ , $t_f = 3\text{ns}$ , $C_L = 50\text{pF}$ (Worst Case) (Continued)

PARAMETER	SYMBOL	$V_{CC}$ (V)	-40°C TO 85°C			-55°C TO 125°C			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Propagation Delay $\overline{CE}$ to RC	$t_{PLH}$ , $t_{PHL}$	1.5	-	-	137	-	-	151	ns
		3.3	4.4	-	15.4	4.2	-	16.9	ns
		5	3.1	-	11	3	-	12.1	ns
Input Capacitance	$C_I$	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	$C_{PD}$ (Note 14)	-	-	96	-	-	96	-	pF
<b>ACT TYPES</b>									
Propagation Delay $\overline{PL}$ to Qn	$t_{PLH}$ , $t_{PHL}$	5 (Note 13)	4.2	-	14.8	4.1	-	16.3	ns
Propagation Delay Pn to Qn	$t_{PLH}$ , $t_{PHL}$	5	3.9	-	13.8	3.8	-	15.2	ns
Propagation Delay CP to Qn	$t_{PLH}$ , $t_{PHL}$	5	4.1	-	14.5	4	-	16	ns
Propagation Delay CP to $\overline{RC}$	$t_{PLH}$ , $t_{PHL}$	5	3.1	-	10.9	3	-	12	ns
Propagation Delay CP to TC	$t_{PLH}$ , $t_{PHL}$	5	5.2	-	18.2	5	-	20	ns
Propagation Delay $\overline{U/D}$ to RC	$t_{PLH}$ , $t_{PHL}$	5	5.6	-	19.7	5.4	-	21.7	ns
Propagation Delay $\overline{U/D}$ to TC	$t_{PLH}$ , $t_{PHL}$	5	3.8	-	13.5	3.7	-	14.9	ns
Propagation Delay $\overline{CE}$ to RC	$t_{PLH}$ , $t_{PHL}$	5	3.3	-	11.5	3.2	-	12.7	ns
Input Capacitance	$C_I$	-	-	-	10	-	-	10	pF
Power Dissipation Capacitance	$C_{PD}$ (Note 14)	-	-	96	-	-	96	-	pF

**NOTES:**

11. Limits tested 100%.
12. 3.3V Min is at 3.6V, Max is at 3V.
13. 5V Min is at 5.5V, Max is at 4.5V
14.  $C_{PD}$  is used to determine the dynamic power consumption per package.  
 $P_D = C_{PD}V_{CC}^2 f_i + (C_L + V_{CC}^2 f_o)$  where  $f_i$  = input frequency,  $f_o$  = output frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.




FIGURE 1.




FIGURE 2.




FIGURE 3.




FIGURE 4.





FIGURE 5.



The shaded areas indicate when the input is permitted to change for predictable output performance.

FIGURE 6.




FIGURE 7.





FIGURE 8.




NOTE: For AC Series Only: When  $V_{CC} = 1.5V$ ,  $R_L = 1k\Omega$ .

	AC	ACT
Input Level	$V_{CC}$	3V
Input Switching Voltage, $V_S$	$0.5 V_{CC}$	1.5V
Output Switching Voltage, $V_S$	$0.5 V_{CC}$	$0.5 V_{CC}$

FIGURE 9. PROPAGATION DELAY TIMES



# CD54AC191, CD54ACT191



Sequence:

1. Load (preset) to binary thirteen.
2. Count up to fourteen, fifteen, zero, one, and two.
3. Inhibit.
4. Count down to one, zero, fifteen, fourteen, and thirteen.

FIGURE 10. CD54AC191 DECODE COUNTERS TYPICAL LOAD, COUNT, AND INHIBIT SEQUENCES




FIGURE 11. SYNCHRONOUS N-STAGE COUNTER WITH PARALLEL GATED TC/RC




FIGURE 12. SYNCHRONOUS N-STAGE COUNTER USING RIPPLE TC/RC

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
CD54AC191F3A	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
CD54ACT191F3A	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF CD54AC191, CD54ACT191 :**

- Catalog: [CD74AC191](#), [CD74ACT191](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

J (R-GDIP-T\*\*)

14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)



4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
RF/IF and ZigBee® Solutions	<a href="http://www.ti.com/lprf">www.ti.com/lprf</a>

### Applications

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2008, Texas Instruments Incorporated