

Q

**High Speed CMOS
Presettable Synchronous
4-Bit Binary Counters**

QS54/74FCT193T

QS54/74FCT2193T

FEATURES/BENEFITS

- Pin and function compatible to the 74F193, 74FCT193 and 74FCT193T
- CMOS power levels: <7.5 mW static
- Available in DIP, SOIC, QSOP, ZIP, HQSOP
- Undershoot clamp diodes on all inputs
- TTL-compatible input and output levels
- Ground bounce controlled outputs
- Reduced output swing of 0-3.5V
- Military product compliant to MIL-STD-883

FCT-T 193T

- JEDEC-FCT spec compatible
- Fastest CMOS logic family available
- Std. and A speed grades with 6.5 ns t_{PD} for A
- $I_{OL} = 48$ mA Com., 32 mA Mil.


FCT-T 2193T

- Built-in 25Ω series resistor outputs reduce reflection and other system noise
- Std. and A speed grades with 6.5 ns t_{PD} for A
- $I_{OL} = 12$ mA Com.


DESCRIPTION

The QSFCT193 is a high-speed CMOS 4-bit binary up/down counter. It has separate up and down clock inputs, up/down ripple clock outputs and an asynchronous clear input. The '193 has asynchronous preload inputs which override the count inputs. The '2193 is a 25Ω resistor output version of the 193, and is useful for driving transmission lines and reducing system noise. All inputs have clamp diodes for undershoot noise suppression. All outputs have ground bounce suppression (see QSI Application Note AN-001).

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS (All Pins Top View)



Note:
Available in both 150 mil wide SOIC (package code S1)
and 300 mil SOIC (package code SO).

PIN DESCRIPTION

Name	I/O	Description
D3-D0	I	Data Inputs
Q3-Q0	O	Data Outputs
$\overline{\text{PL}}$	I	Pre Load
MR	I	Master Reset
CPU	I	Count Up Clock
CPD	I	Count Down Clock
$\overline{\text{TCU}}$	O	Terminal Count Up
$\overline{\text{TCD}}$	O	Terminal Count Down

FUNCTION TABLE

Inputs					Outputs			Function
$\overline{\text{PL}}$	MR	CPU	CPD	Di	Q3-Q0	$\overline{\text{TCU}}$	$\overline{\text{TCD}}$	
X	H	X	L	X	0000	X	L	Reset
X	H	X	H	X	0000	X	H	Reset
L	L	X	X	D3-D0	D3-D0	X	X	Load Data
H	L	\uparrow	H	X	Q+1	X	X	Count Up
H	L	H	\uparrow	X	Q-1	X	X	Count Down
H	L	L	H	X	F	L	H	Count Up = 1111
H	L	H	H	X	0-E	H	H	Count Up \neq 1111
H	L	H	L	X	0	H	L	Count Down = 0000
H	L	H	H	X	1-F	H	H	Count Down \neq 0000

ABSOLUTE MAXIMUM RATINGS

Supply Voltage to Ground	-0.5V to +7.0V
DC Output Voltage V_{OUT}	-0.5V to +7.0V
DC Input Voltage V_{IN}	-0.5V to +7.0V
AC Input Voltage (for a pulse width ≤ 20 ns)	-3.0V
DC Input Diode Current with $V_{IN} < 0$	-20 mA
DC Output Diode Current with $V_{OUT} < 0$	-50 mA
DC Output Current Max. Sink Current/Pin	120 mA
Maximum Power Dissipation	0.5 watts
T_{STG} Storage Temperature	-65° to +150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to this device resulting in functional or reliability type failures.

CAPACITANCE

$T_A = 25^\circ\text{C}$, $f = 1$ MHz, $V_{IN} = 0\text{V}$, $V_{OUT} = 0\text{V}$

Pins	SOIC	QSOP	PDIP	ZIP	Unit
1, 4, 5, 9-11, 14, 15	4	4	5	7	pF
2, 3, 6, 7, 12, 13	6	6	7	9	pF
—	8	8	9	10	pF

Note: Capacitance is characterized but not tested.

POWER SUPPLY CHARACTERISTICS

Symbol	Parameter	Test Conditions ⁽¹⁾	Min	Max	Unit
I_{CC}	Quiescent Power Supply Current	$V_{CC} = \text{Max.}$, $\text{freq} = 0$ $0\text{V} \leq V_{IN} \leq 0.2\text{V}$ or $V_{CC}-0.2\text{V} \leq V_{IN} \leq V_{CC}$	—	1.5	mA
ΔI_{CC}	Supply Current per Input @ TTL HIGH	$V_{CC} = \text{Max.}$, $V_{IN} = 3.4\text{V}$, $\text{freq} = 0$ ⁽²⁾	—	2.0	mA
Q_{CCD}	Supply Current per Input per MHz	$V_{CC} = \text{Max.}$, Outputs Open and Enabled One Bit Toggling @ 50% Duty Cycle Other Inputs at GND or V_{CC} ^(3,4)	—	0.25	mA/ MHz

Notes:

- For conditions shown as Min. or Max., use the appropriate values specified under DC specifications.
- Per TTL driven input ($V_{IN} = 3.4\text{V}$).
- For flip-flops, Q_{CCD} is measured by switching one of the data input pins so that the output changes every clock cycle. This is a measurement of device power consumption only and does not include power to drive load capacitance or tester capacitance. This parameter is guaranteed by design but not tested.
- I_C can be computed using the above parameters as explained in the Technical Overview section.

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5.0\text{V} \pm 5\%$

Military $T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = 5.0\text{V} \pm 10\%$

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
V_{IH}	Input HIGH Voltage	Logic HIGH for All Inputs	2.0	—	—	V
V_{IL}	Input LOW Voltage	Logic LOW for All Inputs	—	—	0.8	V
ΔV_T	Input Hysteresis	$V_{TLH} - V_{THL}$ for All Inputs	—	0.2	—	V
$ I_{IH} $ $ I_{IL} $	Input Current Input HIGH or LOW	$V_{CC} = \text{Max.}, 0 \leq V_{IN} < V_{CC}$	—	—	5	μA
$ I_{OZ} $	Off-State Output Current (Hi-Z)	$V_{CC} = \text{Max.}, 0 \leq V_{IN} \leq V_{CC}$	—	—	5	μA
I_{OS}	Short Circuit Current (FCTXXX)	$V_{CC} = \text{Max.}, V_{OUT} = \text{GND}^{(2,3)}$	-60	—	—	mA
I_{OR}	Current Drive (FCT2XXX)	$V_{CC} = \text{Max.}, V_{OUT} = 2.0\text{V}^{(3)}$	50	—	—	mA
V_{IC}	Input Clamp Voltage	$V_{CC} = \text{Min.}, I_{IN} = -18 \text{ mA}, T_A = 25^\circ\text{C}^{(3)}$	—	-0.7	-1.2	V
V_{OH}	Output HIGH Voltage	$V_{CC} = \text{Min.}, I_{OH} = -12 \text{ mA (MIL)}$ $I_{OH} = -15 \text{ mA (COM)}$	2.4 2.4	— —	— —	V
V_{OL}	Output LOW Voltage (FCTXXX)	$V_{CC} = \text{Min.}, I_{OL} = 32 \text{ mA (MIL)}$ $I_{OL} = 48 \text{ mA (COM)}$	— —	— —	0.50 0.50	V
V_{OL}	Output LOW Voltage (FCT2XXX- 25 Ω)	$V_{CC} = \text{Min.}, I_{OL} = 12 \text{ mA (MIL)}$ $I_{OL} = 12 \text{ mA (COM)}$	— —	— —	0.50 0.50	V
R_{OUT}	Output Resistance (FCT2XXX- 25 Ω)	$V_{CC} = \text{Min.}, I_{OL} = 12 \text{ mA (MIL)}$ $I_{OL} = 12 \text{ mA (COM)}$	— 20	25 28	— 40	Ω

Notes:

1. Typical values indicate $V_{CC} = 5.0\text{V}$ and $T_A = 25^\circ\text{C}$.
2. Not more than one output should be shorted and the duration is ≤ 1 second.
3. These parameters are guaranteed by design but not tested.

3

SWITCHING CHARACTERISTICS OVER OPERATING RANGE

Commercial $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5.0\text{V} \pm 5\%$

Military $T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = 5.0\text{V} \pm 10\%$

$C_{LOAD} = 50\text{ pF}$, $R_{LOAD} = 500\Omega$ unless otherwise noted.

Symbol	Description ⁽¹⁾		193 2193		193A 2193A		Unit
			Min	Max	Min	Max	
tcPTC	Propagation Delay CPU/D to $\overline{\text{TCU}}/\overline{\text{TCD}}$	Com	2.0	10	2.0	6.5	ns
		Mil	2.0	10.5	2.0	6.9	
tcpQ	Propagation Delay CPU/D to Q_i	Com	2.0	13.5	2.0	8.8	ns
		Mil	2.0	14	2.0	9.1	
tdQ	Propagation Delay D_i to Q_i	Com	2.0	15.5	2.0	10.1	ns
		Mil	1.5	16.5	2.0	10.8	
tplQ	Propagation Delay $\overline{\text{PL}}$ to Q_i	Com	2.0	14	2.0	8.8	ns
		Mil	2.0	13.5	2.0	9.1	
tMRQ	Propagation Delay MR to Q_i	Com	3.0	15.5	3.0	10.1	ns
		Mil	3.0	16	3.0	10.4	
tmRTC	Propagation Delay MR to $\overline{\text{TCU}}$	Com	3.0	14.5	3.0	9.4	ns
		Mil	3.0	15	3.0	9.8	
tmRTCD	Propagation Delay MR to $\overline{\text{TCD}}$	Com	3.0	15.5	3.0	10.1	ns
		Mil	3.0	16	3.0	10.4	
tplTC	Propagation Delay $\overline{\text{PL}}$ to $\overline{\text{TCU}}/\overline{\text{D}}$	Com	3.0	16.5	3.0	10.8	ns
		Mil	3.0	18.5	3.0	12	
tdTC	Propagation Delay D_i to $\overline{\text{TCU}}/\overline{\text{D}}$	Com	3.0	15.5	3.0	10.1	ns
		Mil	3.0	16.5	3.0	10.8	

Notes:

1. Minimums guaranteed but not tested.
2. This parameter is guaranteed by design but not tested.
3. See Test Circuit and Waveforms.

QSFCT193T, 2193T

TIMING REQUIREMENTS OVER OPERATING RANGE

Commercial $T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = 5.0\text{V} \pm 5\%$

Military $T_A = -55^\circ\text{C}$ to 125°C , $V_{CC} = 5.0\text{V} \pm 10\%$

$C_{LOAD} = 50\text{ pF}$, $R_{LOAD} = 500\Omega$ unless otherwise noted.

Symbol	Description		193 2193		193A 2193A		Unit
			Min	Max	Min	Max	
tdPLS	Di to $\overline{\text{PL}}$	Com Mil	5.0 6.0		4.0 5.0		ns
tdPLH	Di to $\overline{\text{PL}}$	Com Mil	2.0 2.0		1.5 1.5		ns
tPLW	$\overline{\text{PL}}$ Low Time	Com Mil	6.0 7.5		5.0 6.5		ns
tCP	CPU/D Pulse Width HIGH and LOW	Com ⁽¹⁾ Mil ⁽¹⁾	5.0 7.0		4.0 6.0		ns
tCPL	CPU/D Pulse Width LOW (change of direction)	Com ⁽¹⁾ Mil ⁽¹⁾	10 12		8.0 10		ns
tMRH	MR High Time	Com ⁽¹⁾ Mil ⁽¹⁾	6.0 6.0		5.0 5.0		ns
tRPLCR	$\overline{\text{PL}}$ to CPU/D Recovery	Com ⁽¹⁾ Mil ⁽¹⁾	6.0 8.0		5.0 7.0		ns
tMRCP	MR to CPU/D Recovery	Com ⁽¹⁾ Mil ⁽¹⁾	4.0 4.5		3.0 3.5		ns

Notes:

1. This parameter is guaranteed by design but not tested.
2. See Test Circuit and Waveforms.

3