# 54/74193 016492 54LS/74LS193616494

## **UP/DOWN BINARY COUNTER**


(With Separate Up/down Clocks)

**DESCRIPTION** — The '193 is an up/down modulo-16 binary counter. Separate Count Up and Count Down Clocks are used and in either counting mode the circuits operate synchronously. The outputs change state synchronous with the LOW-to-HIGH transitions on the clock inputs. Separate Terminal Count Up and Terminal Count Down outputs are provided which are used as the clocks for subsequent stages without extra logic, thus simplifying multistage counter designs. Individual preset inputs allow the circuits to be used as programmable counters. Both the Parallel Load (PL) and the Master Reset (MR) inputs asynchronously override the clocks. For functional description and detail specifications please refer to the '192 data sheet.

# PINOUT A P1 1 16 Vcc Q1 2 15 P0 Q0 3 14 MR CPD 4 13 TCD CPU 5 12 TCU Q2 6 11 PL Q3 7 10 P2 GND 8 9 P3

**CONNECTION DIAGRAM** 

### LOGIC SYMBOL



### **ORDERING CODE:** See Section 9

PKGS	PIN OUT	COMMERCIAL GRADE	PKG			
		$V_{CC} = +5.0 \text{ V} \pm 5\%,$ $T_A = 0^{\circ}\text{C to} + 70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C} \text{ to } +125^{\circ}\text{ C}$	TYPE		
Plastic DIP (P)	Α	74193PC, 74LS193PC		9B		
Ceramic DIP (D)	A	74193DC, 74LS193DC	54193DM, 54LS193DM	6B		
Flatpak (F)	A	74193FC, 74LS193FC	54193FM, 54LS193FM	4L		

### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	<b>54/74 (U.L.)</b> HIGH/LOW	54/74LS (U.L.) HIGH/LOW	
СРи	Count Up Clock Input (Active Rising Edge)	1.0/1.0	0.5/0.25	
CPD	Count Down Clock Input (Active Rising Edge)	1.0/1.0	0.5/0.25	
MR —	Asynchronous Master Reset Input (Active HIGH)	1.0/1.0	0.5/0.25	
PL	Asynchronous Parallel Load Input (Active LOW)	1.0/1.0	0.5/0.25	
P <sub>0</sub> — P <sub>3</sub>	Parallel Data Inputs	1.0/1.0	0.5/0.25	
Q <sub>0</sub> — Q <sub>3</sub>	Flip-flop Outputs	20/10	10/5.0 (2.5)	
TC <sub>D</sub>	Terminal Count Down (Borrow) Output (Active LOW)	20/10	10/5.0 (2.5)	
TCu	Terminal Count Up (Carry) Output (Active LOW)	20/10	10/5.0 (2.5)	

<u> </u>							-		
			ELECT TAB	LE		ST	ATE DIAG	RAM	
MR H L L L L H = HIGH Z = LOW Z = High	X L H H H Voltag	Level	X Reset X Preset H No Cl H Count			15 14 13 	1] 10] NT UP	5 6 8	
					EQUATIONS MINAL COUN				
				$\frac{\overline{TC}_{U}}{\overline{TC}_{D}} = \overline{Q}_{0} \bullet \overline{Q}_{0}$					
				LOGIC	DIAGRAM				
OAD) CPUDO (UP UNT)		P <sub>0</sub>		Soo					TCU (CARRY OUTPUT)
CPD OWN UNT) MR DO	7	C <sub>C</sub>		>- T CD Q			T-0-C-	<b>Q</b> 3	TC <sub>0</sub> (BORROW OUTPUT)