

- Programmable Look-Ahead Up/Down
 Binary Counters
- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit

SN54LS169B, SN54S169 . . . J OR W PACKAGE SN74LS169B, SN74S169 . . . D OR N PACKAGE



SN54LS169B, SN54S169 . . . FK PACKAGE



description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high speed counting applications. The 'LS169B and 'S169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

NC-No internal connection

ТҮРЕ	TYPICAL I CLOCK FR	TYPICAL POWER	
	COUNTING UP	COUNTING DOWN	DISSIPATION
'LS169B	35MHz	35MHz	100mW
'S169	70MHz	500mW	


The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (ENP, ENT) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input ENT is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the QA output when counting up and approximately equal to the low portion of the QA output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, LOAD, U/D) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.



SDLS134 - OCTOBER 1976 - REVISED MARCH 1988


logic symbol[†]



 $^\dagger This$ symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.



logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.



SN54LS169B, SN54S169 SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS SDLS134 - OCTOBER 1976 - REVISED MARCH 1988

logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.



typical load, count, and inhibit sequences

Illustrated below is the following sequence:


- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen





SN54LS169B, SN54S169 SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS SDLS134 – OCTOBER 1976 – REVISED MARCH 1988

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

	Input voltage		7 V
	Operating free-air temperature range:	SN54LS169B	to 125°C
		SN74LS169B	'C to 70°C
	Storage temperature range	- 65°C	to 150°C
70	1. Volters values are with respect to petw	ork ground terminal	

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

	· · · · · · · · · · · · · · · · · · ·			S	V54LS1	69B	SN	74LS16	59B	
				MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
VIH	High-level-input voltage			2			2			V
VIL	Low-level input voltage					0.7			0.8	V
юн	High-level output current		RCO			- 0.4			- 0.4	mA
011	•		Any Q			- 1.2			- 1.2	mA
IOL	Low-level output current	~	RCO			4			8	mA
.01		Any Q			12			24	mA	
fclock	Clock frequency			0		20	0		20	MHz
tw(clock)	Width of clock pulse (high or low)	(see Figure 1)		25			25			ns
	······································	Data inputs	A, B, C, D	30			30			
		ENP or ENT		30			30			ns
t _{su}	Setup time, (see Figure 1)	Load		35			35			
			35			35				
t _h	Hold time at any input with respe	espect to clock (see Figure 1)					0			ns
TA	Operating free-air temperature			- 55		125	0		70	°C



SDLS134 - OCTOBER 1976 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN	154LS16	69B	SN	174LS16	69B	
PARAMETER		TEST COND	ITIONS		MIN	TYP [‡]	MAX	MIN	түр‡	MAX	
VIK	V _{CC} = MIN,	lı = – 18 mA					- 1.5			- 1.5	V
	V _{CC} = MIN,	V _{IH} = 2 V,	RCO	l _{OH} = - 0.4 mA	2.5	3.4		2.7	3.4		
VOH	VIL = MAX		Any Q	I _{OH} = – 1.2 mA	2.4	3.2		2.4	3.2		
			RCO	IOH = 4 mA		0.25	0.4		0.25	0.4	
Voi	V _{CC} = MIN,	V _{IH} = 2 V,	I NCO	IOL = 8 mA					0.35	0.5	
VOL	V _{IL} = MAX		00	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	
			Any Q	IOL = 24 mA					0.35	0.5]
1	V _{CC} = MAX,	V ₁ = 7 V					0.1			0.1	mA
ЧΗ	V _{CC} = MAX,	V ₁ = 2.7 V					20			20	μA
				AD, ENP, CLK			- 0.2			- 0.2	mA
ΊL	V _{CC} = MAX,	V ₁ = 0.4 V	All othe	r inputs			- 0.4			- 0.4] 104
			RCO		- 20		- 100	- 20		- 100	
IOS§	$V_{CC} = MAX,$	v0 = 0 v	Any Q		- 30		- 130	- 30		- 130	- mA
lcc	V _{CC} = MAX,	See Note 2			1	28	45		28	45	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

I + All typical values are at V_{CC} = 5 V, T_A = 25°C.

§Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 3)

	FROM	то	7707.001			'LS169B				
PARAMETER¶	(INPUT)	(OUTPUT)	TEST CON	DITIONS	MIN	ТҮР	MAX	UNIT		
fmax					20	35		MHz		
tPLH	01.14	RCO				26	40	ns		
tPHL	CLK	RCU				17	25	113		
tPLH	ENT		D - 0 + 0	0 15 - 5		15	25			
tPHL .	ENI	RCO	R _L = 2 kΩ,	CL = 15 pF		11	20	ns		
tPLH						23	35	ns		
^t PHL	U/D	RCO				15	25			
^t PLH				0 45 5		16	25			
^t PHL	CLK	Any Q	R _L = 667 Ω,	С _L = 45 рF		17	25	ns		

¶ Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transistion will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.


NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



SN54LS169B, SN54S169 SN74LS169B, SN74S169 SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS SDLS134 – OCTOBER 1976 – REVISED MARCH 1988

SDLS134 – OCTOBER 1976 – REVISED MARCH 7

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (See Note 4)	7 V
Input voltage	
Interemitter voltage (see Note 5)	
Operating free-air temperature range: SN54S169 (see Note 6)	55°C to 125°C
SN74S169	
Storage temperature range	65°C to 150°C

recommended operating conditions

		8	N54S1	69	S	N74S1	69	UNI
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				- 1			1	mA
Low-level output current, IOL				20			20	mA
Clock frequency, fclock		0		40	0		40	мн
Width of clock pulse, tw(clock) (high	or low) (see Figure 1)	10			10			ns
	Data inputs A, B, C, D	4			4			
	ENP or ENT	14			14			ns
Setup time,t _{SU} (see Figure 1)	Load	9			6			
	U/D	20			20			
Hold time at any input with respect to	o clock, tw (see Figure 1)	1			1			ns
Operating free-air temperature, TA (see		- 55		125	0		70	°C

NOTES: 4. Voltage values, except interemitter voltage, are with respect to network ground terminal.

- 5. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs ENP and ENT.
- A SN54S169 in the W package operating at free-air temperatures above 91 °C requires a heat sink that provides a thermal resistance from case to free-air, R_{θCA}, of not more than 26 °C/W.



SDLS134 - OCTOBER 1976 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

				s	N54S1	69	S	69		
PARAMETER		TEST CO	VDITIONS [†]	MIN	TYP [‡]	MAX	MIN	түр‡	MAX	
VIH High-level input voltage				2			2			V
VII Low-level input voltage						0.8			0.8	V
VIK Input clamp voltage		$V_{CC} = MIN,$	$I_{I} = -18 \text{ mA}$			- 1.2			- 1.2	V
V _{OH} High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	$V_{IH} = 2 V,$ $I_{OH} = -1 mA$	2.5	3.4		2.7	3.4		v
V _{OL} Low-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OL} = 20 mA			0.5			0.5	v
I Input current at maximum in	put voltage	$V_{CC} = MAX,$	V ₁ = 5.5 V			1			1	mA
	ENT					100			100	
I _{IH} High-level input current	Load	$V_{CC} = MAX,$	$V_{i} = 2.7 V$	- 10		- 200	- 10		- 200	μA
	Other inputs					50			50	
	ENT					- 4			-4	- mA
IIL Low-level input current	Other inputs	$V_{CC} = MAX,$	$V_{1} = 0.5 V$			- 2			- 2	
IOS Short-circuit output current§	•	$V_{CC} = MAX,$		- 40		- 100	- 40		- 100	mA
ICC Supply current		V _{CC} = MAX,	See Note 2		100	160		100	160	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V, T_A = 25 °C.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

	FROM	TO	TECT CONDITIONS	U/	Ъ – Н	IGH	U/			
PARAMETER	(INPUT)	(OUTPUT)	T) TEST CONDITIONS		ТҮР	MAX	MIN	түр	MAX	
f _{max}				40	70		40	55		MHz
tPLH	01.14	RCO			14	21		14	21	ns
tPHL	CLK	RCO	0 15 5		20	28		20	28	
tPLH	01.14		$C_{L} = 15 pF,$ $R_{L} = 280 \Omega,$		8	15		8	15	ns
tPHL	CLK	Any Q	See Figures 2 and 3		11	15		11	15] '''
tPLH			and Note 3		7.5	11		6	12	
tPHL	ENT	RCO			15	22		15	25	ns
tPLH [¢]			1		9	15		8	15	
tPHL≎		RCO			10	15		16	22	ns

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

1 tmax = maximum clock frequency

tpLH = propagation delay time, low-to-high-level output


tpHL = propagation delay time, high-to-low-level output

Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (O), the ripple carry output transition will be in phase. If the count is maximum (15 for 'S169), the ripple carry output will be out of phase.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.




SDLS134 – OCTOBER 1976 – REVISED MARCH 1988



- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω ; for 'LS169B, t_r \leq 15 ns; t_f \leq 6 ns, and for 'S169, t_r \leq 2.5 ns, t_f \leq 2.5 ns.
 - B. For 'LS169B, V_{ref} = 1.3 V; for 'S168 and 'S169, V_{ref} = 1.5 V.

FIGURE 1-PULSE WIDTHS, SETUP TIMES, HOLD TIMES




VOLTAGE WAVEFORMS

- NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR ≤ MHz, duty cycle ≤ 50%, Z_{out} ≈ 50 Ω; for 'LS169B, t_r ≤ 15 ns, t_f ≤ 5 ns; and for 'S169, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 - B. tpLH and tpHL from enable T input to ripple carry output assume that the counter is at the maximum count, all Q outputs high. C. For 'LS169B, $V_{ref} = 1.3 V$; for 'S169, $V_{ref} = 1.5 V$.
 - D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.

FIGURE 2-PROPAGATION DELAY TIMES TO CARRY OUTPUT



SDLS134 – OCTOBER 1976 – REVISED MARCH 1988



PARAMETER MEASUREMENT INFORMATION

UP-COUNT VOLTAGE WAVEFORMS

NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR < 1 MHz, duty cycle <50%, $Z_{out} \approx 50 \ \Omega$; for 'LS169B, $t_r \le 15 \ \text{ns}$; $t_f \le 6 \ \text{ns}$, and 'S169, $t_r \le 2.5 \ \text{ns}$, $t_f \le 2.5 \ \text{ns}$. Vary PRR to measure f_{max} .

- B. Outputs Q_D and carry are tested at t_{n+16} , where t_n is the bit-time when all outputs are low. C. For 'LS169B, $V_{ref} = 1.3 V$; for 'S169, $V_{ref} = 1.5 V$.

FIGURE 3-PROPAGATION DELAY TIMES FROM CLOCK





PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
80018022A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	80018022A SNJ54LS 169BFK	Samples
8001802EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8001802EA SNJ54LS169BJ	Samples
8001802EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8001802EA SNJ54LS169BJ	Samples
8001802FA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8001802FA SNJ54LS169BW	Samples
8001802FA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8001802FA SNJ54LS169BW	Samples
SN54LS169BJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS169BJ	Samples
SN54LS169BJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS169BJ	Samples
SN54S169J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54S169J	Samples
SN54S169J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54S169J	Samples
SN74LS169BD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS169B	Samples
SN74LS169BD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS169B	Samples
SN74LS169BN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS169BN	Samples
SN74LS169BN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS169BN	Samples
SNJ54LS169BFK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	80018022A SNJ54LS 169BFK	Samples
SNJ54LS169BFK	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	80018022A SNJ54LS 169BFK	Samples
SNJ54LS169BJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8001802EA SNJ54LS169BJ	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SNJ54LS169BJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8001802EA SNJ54LS169BJ	Samples
SNJ54LS169BW	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8001802FA SNJ54LS169BW	Samples
SNJ54LS169BW	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8001802FA SNJ54LS169BW	Samples
SNJ54S169J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54S169J	Samples
SNJ54S169J	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54S169J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS169B, SN74LS169B :

- Catalog : SN74LS169B
- Military : SN54LS169B

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

TEXAS INSTRUMENTS

www.ti.com

9-Aug-2022

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
80018022A	FK	LCCC	20	1	506.98	12.06	2030	NA
8001802FA	W	CFP	16	1	506.98	26.16	6220	NA
SN74LS169BD	D	SOIC	16	40	507	8	3940	4.32
SN74LS169BN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS169BN	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS169BFK	FK	LCCC	20	1	506.98	12.06	2030	NA
SNJ54LS169BW	W	CFP	16	1	506.98	26.16	6220	NA

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N**) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP2-F16



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated