

54F/74F169 4-Stage Synchronous Bidirectional Counter

General Description

The 'F169 is a fully synchronous 4-stage up/down counter. The 'F169 is a modulo-16 binary counter. Features a preset capability for programmable operation, carry lookahead for easy cascading and a U/D input to control the direction of counting. All state changes, whether in counting or parallel loading, are initiated by the LOW-to-HIGH transition of the clock.

Features

- Asynchronous counting and loading
- Built-in lookahead carry capability
- Presettable for programmable operation

Ordering Code:


See Section 11

Commercial	Military	Package Number	Package Description
74F169PC		N16E	16-Lead (0.300" Wide) Molded Dual-In-Line
	54F169DM (Note 2)	J16A	16-Lead Ceramic Dual-In-Line
74F169SC (Note 1)		M16A	16-Lead (0.150" Wide) Molded Small Outline, JEDEC
74F169SJ (Note 1)		M16D	16-Lead (0.300" Wide) Molded Small Outline, EIAJ


Note 1: Devices also available in 13" reel. Use suffix = SCX and SJX.

Note 2: Military grade device with environmental and burn-in processing. Use suffix = DMQB.

Logic Symbols




TL/F/9488-3



TL/F/9488-9


Connection Diagrams

Pin Assignment for
DIP, SOIC and Flatpak



TL/F/9488-1

Pin Assignment
for LCC



TL/F/9488-2

Unit Loading/Fan Out:

See Section 2 for U.L. definitions

Pin Names	Description	54F/74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
CEP	Count Enable Parallel Input (Active LOW)	1.0/1.0	20 μ A/-0.6 mA
CET	Count Enable Trickle Input (Active LOW)	1.0/2.0	20 μ A/-1.2 mA
CP	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μ A/-0.6 mA
P0-P3	Parallel Data Inputs	1.0/1.0	20 μ A/-0.6 mA
PE	Parallel Enable Input (Active LOW)	1.0/1.0	20 μ A/-0.6 mA
U/D	Up-Down Count Control Input	1.0/1.0	20 μ A/-0.6 mA
Q0-Q3	Flip-Flop Outputs	50/33.3	-1 mA/20 mA
TC	Terminal Count Output (Active LOW)	50/33.3	-1 mA/20 mA

Functional Description


The 'F169 uses edge-triggered J-K type flip-flops and has no constraints on changing the control or data input signals in either state of the clock. The only requirement is that the various inputs attain the desired state at least a setup time before the rising edge of the clock and remain valid for the recommended hold time thereafter. The parallel load operation takes precedence over other operations, as indicated in the Mode Select Table. When \bar{PE} is LOW, the data on the P_0-P_3 inputs enters the flip-flops on the next rising edge of the clock. In order for counting to occur, both \bar{CEP} and \bar{CET} must be LOW and \bar{PE} must be HIGH; the U/D input then determines the direction of counting. The Terminal Count (\bar{TC}) output is normally HIGH and goes LOW, provided that

\bar{CET} is LOW, when a counter reaches zero in the Count Down mode or reaches 15 for the 'F169 in the Count Up mode. The \bar{TC} output state is not a function of the Count Enable Parallel (\bar{CEP}) input level. Since the \bar{TC} signal is derived by decoding the flip-flop states, there exists the possibility of decoding spikes on \bar{TC} . For this reason the use of \bar{TC} as a clock signal is not recommended (see logic equations below).

- 1) Count Enable = $\bar{CEP} \cdot \bar{CET} \cdot \bar{PE}$
- 2) Up: ('F169): $\bar{TC} = Q_0 \cdot Q_1 \cdot Q_2 \cdot Q_3 \cdot (\text{Up}) \cdot \bar{CET}$
- 3) Down: $\bar{TC} = \bar{Q}_0 \cdot \bar{Q}_1 \cdot \bar{Q}_2 \cdot \bar{Q}_3 \cdot (\text{Down}) \cdot \bar{CET}$

Logic Diagram

'F169



TL/F/9488-5

Please note that these diagrams are provided only for the understanding of logic operations and should not be used to estimate propagation delays.


Mode Select Table

PE	CEP	CET	U/D	Action on Rising Clock Edge
L	X	X	X	Load ($P_n \rightarrow Q_n$)
H	L	L	H	Count Up (Increment)
H	L	L	L	Count Down (Decrement)
H	H	X	X	No Change (Hold)
H	X	H	X	No Change (Hold)

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial

State Diagram

'F169



TL/F/9488-7

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to $+150^{\circ}\text{C}$

Ambient Temperature under Bias -55°C to $+125^{\circ}\text{C}$

Junction Temperature under Bias Plastic -55°C to $+175^{\circ}\text{C}$

V_{CC} Pin Potential to Ground Pin -0.5V to $+7.0\text{V}$

Input Voltage (Note 2) -0.5V to $+7.0\text{V}$

Input Current (Note 2) -30 mA to $+5.0\text{ mA}$

Voltage Applied to Output in HIGH State (with $V_{\text{CC}} = 0\text{V}$)

Standard Output -0.5V to V_{CC}

TRI-STATE® Output -0.5V to $+5.5\text{V}$

Current Applied to Output in LOW State (Max) twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature

Military	-55°C to $+125^{\circ}\text{C}$
Commercial	0°C to $+70^{\circ}\text{C}$

Supply Voltage

Military	$+4.5\text{V}$ to $+5.5\text{V}$
Commercial	$+4.5\text{V}$ to $+5.5\text{V}$

DC Electrical Characteristics

Symbol	Parameter	54F/74F			Units	V_{CC}	Conditions
		Min	Typ	Max			
V_{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage		0.8		V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage		−1.2		V	Min	$I_{\text{IN}} = -18\text{ mA}$
V_{OH}	Output HIGH Voltage	54F 10% V_{CC} 74F 10% V_{CC} 74F 5% V_{CC}	2.5 2.5 2.7		V	Min	$I_{\text{OH}} = -1\text{ mA}$ $I_{\text{OH}} = -1\text{ mA}$ $I_{\text{OH}} = -1\text{ mA}$
V_{OL}	Output LOW Voltage	54F 10% V_{CC} 74F 10% V_{CC}	0.5 0.5		V	Min	$I_{\text{OL}} = 20\text{ mA}$ $I_{\text{OL}} = 20\text{ mA}$
I_{IH}	Input HIGH Current	54F 74F		20.0 5.0	μA	Max	$V_{\text{IN}} = 2.7\text{V}$
I_{BVI}	Input HIGH Current Breakdown Test	54F 74F		100 7.0	μA	Max	$V_{\text{IN}} = 7.0\text{V}$
I_{CEX}	Output HIGH Leakage Current	54F 74F		250 50	μA	Max	$V_{\text{OUT}} = V_{\text{CC}}$
V_{ID}	Input Leakage Test	74F	4.75		V	0.0	$I_{\text{ID}} = 1.9\text{ }\mu\text{A}$ All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current	74F		3.75	μA	0.0	$V_{\text{OD}} = 150\text{ mV}$ All Other Pins Grounded
I_{IL}	Input LOW Current			−0.6 −1.2	mA	Max	$V_{\text{IN}} = 0.5\text{V}$ (except CET) $V_{\text{IN}} = 0.5\text{V}$ (CET)
I_{OS}	Output Short-Circuit Current	−60	−150		mA	Max	$V_{\text{OUT}} = 0\text{V}$
I_{CCL}	Power Supply Current		35	52	mA	Max	$V_{\text{O}} = \text{LOW}$

'F169

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F			54F		74F		Units	Fig. No.
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$ $C_L = 50 pF$			$T_A, V_{CC} = \text{Mil}$	$C_L = 50 pF$	$T_A, V_{CC} = \text{Com}$	$C_L = 50 pF$		
		Min	Typ	Max	Min	Max	Min	Max		
t_{max}	Maximum Count Frequency	90			60		70		MHz	2-1
t_{PLH}	Propagation Delay CP to Q_n (\overline{PE} HIGH or LOW)	3.0	6.5	8.5	3.0	12.0	3.0	9.5	ns	2-3
		4.0	9.0	11.5	4.0	16.0	4.0	13.0		
t_{PLH}	Propagation Delay CP to \overline{TC}	5.5	12.0	15.5	5.5	20.0	5.5	17.5	ns	2-3
		4.0	8.5	12.5	4.0	15.0	4.0	13.0		
t_{PLH}	Propagation Delay \overline{CET} to TC	2.5	4.5	6.5	2.5	9.0	2.5	7.0	ns	2-3
		2.5	8.5	11.0	2.5	12.0	2.5	12.0		
t_{PLH}	Propagation Delay U/D to \overline{TC}	3.5	8.5	11.5	3.5	16.0	3.5	12.5	ns	2-3
		4.0	8.0	12.0	4.0	14.0	4.0	13.0		

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F		54F		74F		Units	Fig. No.		
		$T_A = +25^\circ C$ $V_{CC} = +5.0V$		$T_A, V_{CC} = \text{Mil}$		$T_A, V_{CC} = \text{Com}$					
		Min	Max	Min	Max	Min	Max				
$t_s(H)$	Setup Time, HIGH or LOW P_n to CP	4.0		4.5		4.5		ns	2-6		
$t_s(L)$		4.0		4.5		4.5					
$t_h(H)$	Hold Time, HIGH or LOW P_n to CP	3.0		3.5		3.5		ns	2-6		
$t_h(L)$		3.0		3.5		3.5					
$t_s(H)$	Setup Time, HIGH or LOW \overline{CEP} or \overline{CET} to CP	7.0		8.0		8.0		ns	2-6		
$t_s(L)$		5.0		8.0		6.5					
$t_h(H)$	Hold Time, HIGH or LOW \overline{CEP} or \overline{CET} to CP	0		0		0		ns	2-6		
$t_h(L)$		0.5		1.0		0.5					
$t_s(H)$	Setup Time, HIGH or LOW \overline{PE} to CP	8.0		10.0		9.0		ns	2-6		
$t_s(L)$		8.0		10.0		9.0					
$t_h(H)$	Hold Time, HIGH or LOW \overline{PE} to CP	1.0		1.0		1.0		ns	2-6		
$t_h(L)$		0		0		0					
$t_s(H)$	Setup Time, HIGH or LOW U/\overline{D} to CP	11.0		14.0		12.5		ns	2-6		
$t_s(L)$		7.0		12.0		8.5					
$t_h(H)$	Hold Time, HIGH or LOW U/\overline{D} to CP	0		0		0		ns	2-6		
$t_h(L)$		0		0		0					
$t_w(H)$	CP Pulse Width HIGH or LOW	4.0		6.0		4.5		ns	2-4		
$t_w(L)$		7.0		9.0		8.0					