

- Supports PCI Local Bus Specification 2.1 and PCI-to-PCI Bridge Specification 1.0
- 3.3-V Core Logic With Universal PCI Interfaces Compatible With 3.3-V and 5-V PCI Signaling Environments
- Supports Two 32-Bit, 33-MHz PCI Buses
- Provides Internal Arbitration for Up to Six Secondary Bus Masters With Programmable Control
- Provides Six Secondary PCI Bus Clock Outputs
- Supports Burst Transfers to Maximize Data Throughput on Both PCI Buses
- Provides Two Extension Windows
- EEPROM Interface for Loading Texas Instruments (TI™) Subsystem ID and Subsystem Vendor ID
- Four Primary and Four Secondary General-Purpose I/Os
- Independent Read and Write Buffers for Each Direction
- Secondary Positive Decode
- Predictable Latency: Compliant With PCI Local Bus Specification 2.1
- External Arbiter Option
- Provides Concurrent Operation
- Serial IRQ Bridging
- Propagates Bus Locking
- Supports PCI Clock Run
- Secondary Bus Driven Low During Reset
- Docking Connect Detects
- PCI Local Bus Specification 2.0-Compliant Device Optimization
- Advanced Submicron, Low-Power CMOS Technology
- Provides VGA/Palette Memory and I/O, and Subtractive Decoding Options
- Packaged in 176-Pin Plastic Quad Flatpack

Table of Contents

Description .....	2	Electrical Characteristics .....	10
System Block Diagram .....	2	PCI Clock/Reset Timing Requirements .....	10
Terminal Assignments .....	3	PCI Timing Requirements .....	10
Terminal Functions .....	4	Parameter Measurement Information .....	11
Absolute Maximum Ratings .....	9	PCI Bus Parameter Measurement Information .....	12
Recommended Operating Conditions .....	9	Mechanical Data .....	13
Recommended Operating Conditions for PCI Interface .....	9		



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TI is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

# PCI2030 PCI-TO-PCI BRIDGE

XCPS012 – DECEMBER 1997

## description


The TI PCI2030 PCI-to-PCI bridge provides a high-performance connection path between two peripheral component interconnect (PCI) buses. Transactions can occur between a master on one PCI bus and a target on another PCI bus. The bridge supports burst-mode transfers to maximize data throughput, and the two bus traffic paths through the bridge act independently.

The PCI2030 bridge is compliant with the PCI Local Bus Specification 2.1, and can be used to overcome the electrical loading limit of ten devices per PCI bus by creating hierarchical buses. Furthermore, add-in cards requiring multiple PCI devices can use the bridge to overcome the electrical loading limit of one PCI device per slot.

The PCI2030 bridge is also compliant with the PCI-to-PCI Bridge Specification 1.0, and implements many additional features that make it an ideal solution for bridging two PCI buses. It can be configured for subtractive decoding, and negative decoding can be disabled on the secondary interface. Two extension windows are also included for special decoding purposes. The serial- and parallel-port addresses can also be programmed for positive decoding on the primary interface. The bridge implements many other features, listed above, that add performance and flexibility.


An advanced CMOS process is utilized to achieve low system-power consumption while operating at PCI clock rates up to 33 MHz.

## system block diagram



terminal assignments

PGF PACKAGE  
(TOP VIEW)



# PCI2030 PCI-TO-PCI BRIDGE

XCPS012 – DECEMBER 1997

## Terminal Functions

### primary PCI system

TERMINAL NAME	NO.	I/O TYPE	FUNCTION
P_CLK	152	I	Primary PCI bus clock. P_CLK provides timing for all transactions on the primary PCI bus. All primary PCI signals are sampled at rising edge of P_CLK.
R_RST	150	I	PCI reset. When the primary PCI bus reset is asserted, $\overline{P\_RST}$ causes the bridge to 3-state all output buffers and reset all internal registers. When asserted, the device is completely nonfunctional. During P_RST, the secondary interface is driven low. After $\overline{P\_RST}$ is deasserted, the bridge is in its default state.

### primary PCI address and data

TERMINAL NAME	NO.	I/O TYPE	FUNCTION
P_AD31	157	I/O	Primary address/data bus. These signals make up the multiplexed PCI address and data bus on the primary interface. During the address phase of a primary bus PCI cycle, P_AD31–P_AD0 contain a 32-bit address or other destination information. During the data phase, P_AD31–P_AD0 contain data.
P_AD30	159		
P_AD29	160		
P_AD28	162		
P_AD27	163		
P_AD26	164		
P_AD25	166		
P_AD24	167		
P_AD23	171		
P_AD22	173		
P_AD21	175		
P_AD20	176		
P_AD19	1		
P_AD18	2		
P_AD17	3		
P_AD16	4		
P_AD15	20		
P_AD14	21		
P_AD13	23		
P_AD12	24		
P_AD11	25		
P_AD10	27		
P_AD9	29		
P_AD8	31		
P_AD7	34		
P_AD6	35		
P_AD5	37		
P_AD4	38		
P_AD3	39		
P_AD2	41		
P_AD1	43		
P_AD0	44		
P_C/BE3	168	I/O	Primary bus commands and byte enables. These signals are multiplexed on the same PCI terminals. During the address phase of a primary bus PCI cycle, P_C/BE3–P_C/BE0 define the bus command. During the data phase, this 4-bit bus is used as byte enables. The byte enables determine which byte paths of the full 32-bit data bus carry meaningful data. P_C/BE0 applies to byte 0 (P_AD7–P_AD0), P_C/BE1 applies to byte 1 (P_AD15–P_AD8), P_C/BE2 applies to byte 2 (P_AD23–P_AD16), and P_C/BE3 applies to byte 3 (P_AD31–P_AD24).
P_C/BE2	6		
P_C/BE1	18		
P_C/BE0	32		
P_CLKRUN	148	I/O	Primary PCI bus clock run. $\overline{P\_CLKRUN}$ is used by the central resource to request permission to stop the PCI clock or to slow it down.



Terminal Functions (Continued)

primary PCI interface control

TERMINAL NAME	NO.	I/O TYPE	FUNCTION
$\overline{P\_DEVSEL}$	10	I/O	Primary device select. The bridge asserts $\overline{P\_DEVSEL}$ to claim a PCI cycle as the target device. As a PCI initiator on the primary bus, the bridge monitors $\overline{P\_DEVSEL}$ until a target responds. If no target responds before time-out occurs, then the bridge terminates the cycle with an initiator abort.
$\overline{P\_FRAME}$	7	I/O	Primary cycle frame. $\overline{P\_FRAME}$ is driven by the initiator of a primary bus cycle. $\overline{P\_FRAME}$ is asserted to indicate that a bus transaction is beginning, and data transfers continue while this signal is asserted. When $\overline{P\_FRAME}$ is deasserted, the primary bus transaction is in the final data phase.
$\overline{P\_GNT}$	154	I	Primary bus grant to bridge. $\overline{P\_GNT}$ is driven by the primary PCI bus arbiter to grant the bridge access to the primary PCI bus after the current data transaction has completed. $\overline{P\_GNT}$ may or may not follow a primary bus request, depending on the primary bus parking algorithm.
P_GPIO3 P_GPIO2 P_GPIO1 P_GPIO0	45 46 47 48	I/O	Primary bus general-purpose I/O terminals. These terminals are provided for general input/output use in system design.
$\overline{P\_IDSEL}$	170	I	Initialization device select. $\overline{P\_IDSEL}$ selects the bridge during configuration space accesses. $\overline{P\_IDSEL}$ can be connected to one of the upper 24 PCI address lines on the primary PCI bus. Note: There is no $\overline{IDSEL}$ signal interfacing the secondary PCI bus; thus, the entire configuration space of the bridge can only be accessed from the primary bus.
$\overline{P\_IRDY}$	8	I/O	Primary initiator ready. $\overline{P\_IRDY}$ indicates the primary bus initiator's ability to complete the current data phase of the transaction. A data phase is completed on a rising edge of $\overline{P\_CLK}$ where both $\overline{P\_IRDY}$ and $\overline{P\_TRDY}$ are asserted. Until $\overline{P\_IRDY}$ and $\overline{P\_TRDY}$ are both sampled asserted, wait states are inserted.
$\overline{P\_LOCK}$	13	I/O	Primary PCI bus lock. $\overline{P\_LOCK}$ is used to lock the primary bus and gain exclusive access as an initiator.
$\overline{P\_PAR}$	17	I/O	Primary parity. In all primary bus read and write cycles, the bridge calculates even parity across the $\overline{P\_AD}$ and $\overline{P\_C/BE}$ buses. As an initiator during PCI write cycles, the bridge outputs this parity indicator with a one- $\overline{P\_CLK}$ delay. As a target during PCI read cycles, the calculated parity is compared to the initiator's parity indicator; a misdemeanor can result in a parity error assertion ( $\overline{P\_PERR}$ ).
$\overline{P\_PERR}$	15	I/O	Primary parity error indicator. $\overline{P\_PERR}$ is driven by a primary bus PCI device to indicate that calculated parity does not match $\overline{P\_PAR}$ when $\overline{P\_PERR}$ is enabled through bit 6 of the command register.
$\overline{P\_REQ}$	155	O	Primary PCI bus request. $\overline{P\_REQ}$ is asserted by the bridge to request access to the primary PCI bus as an initiator.
$\overline{P\_SERR}$	16	O	Primary system error. Output pulsed from the bridge when enabled through the command register indicating a system error has occurred. The bridge need not be the target of the primary PCI cycle to assert $\overline{P\_SERR}$ . When bit 6 is enabled in the bridge control register, $\overline{P\_SERR}$ will also pulse, indicating that a system error has occurred on one of the subordinate buses downstream from the bridge.
$\overline{P\_STOP}$	11	I/O	Primary cycle stop signal. $\overline{P\_STOP}$ is driven by a PCI target to request the initiator to stop the current primary bus transaction. $\overline{P\_STOP}$ is used for target disconnects and is commonly asserted by target devices that do not support burst data transfers.
$\overline{RST\_MODE}$	147	I	If $\overline{RST\_MODE}$ is asserted during $\overline{P\_RST}$ , it causes $\overline{S\_RST}$ to be asserted and the secondary clocks to be turned off.
$\overline{P\_TRDY}$	9	I/O	Primary target ready. $\overline{P\_TRDY}$ indicates the primary bus target's ability to complete the current data phase of the transaction. A data phase is completed on a rising edge of $\overline{P\_CLK}$ where both $\overline{P\_IRDY}$ and $\overline{P\_TRDY}$ are asserted. Until both $\overline{P\_IRDY}$ and $\overline{P\_TRDY}$ are asserted, wait states are inserted.

# PCI2030 PCI-TO-PCI BRIDGE

XCPS012 – DECEMBER 1997

## Terminal Functions (Continued)

### secondary PCI system

TERMINAL NAME	NO.	I/O TYPE	FUNCTION
S_PCLK5 S_PCLK4 S_PCLK3 S_PCLK2 S_PCLK1 S_PCLK0	145 143 142 140 138 137	O	Secondary PCI bus clock. Provides timing for all transactions on the secondary PCI bus. All secondary PCI signals are sampled at the rising edge of S_CLK5–S_CLK0.
<u>S_CLKRUN</u>	127	I/O	Secondary PCI bus clock run. <u>S_CLKRUN</u> is output by the bridge to indicate that S_CLK will be stopped. <u>S_CLKRUN</u> is driven by secondary bus PCI devices to request that S_CLK be stopped.
<u>S_EXTARB</u>	129	I	Secondary external arbiter enable. When <u>S_EXTARB</u> is asserted, the secondary external arbiter is enabled. When the external arbiter is enabled, <u>S_REQ0</u> is reconfigured as a secondary bus grant input to the bridge and <u>S_GNT0</u> is reconfigured as a secondary bus master request to the external arbiter on the secondary bus.
<u>S_RST</u>	126	O	Secondary PCI reset. <u>S_RST</u> is a logical OR of <u>P_RST</u> and the state of the secondary bus reset bit of the bridge control register. <u>S_RST</u> is asynchronous with respect to the state of the secondary interface CLK signal.



Terminal Functions (Continued)

secondary PCI address and data

TERMINAL NAME	NO.	I/O TYPE	FUNCTION
S_AD31	110	I/O	Secondary address/data bus. These signals make up the multiplexed PCI address and data bus on the secondary interface. During the address phase of a secondary bus PCI cycle, S_AD31–S_AD0 contain a 32-bit address or other destination information. During the data phase, S_AD31–S_AD0 contain data.
S_AD30	109		
S_AD29	108		
S_AD28	106		
S_AD27	105		
S_AD26	104		
S_AD25	102		
S_AD24	101		
S_AD23	97		
S_AD22	96		
S_AD21	95		
S_AD20	94		
S_AD19	92		
S_AD18	91		
S_AD17	90		
S_AD16	88		
S_AD15	72		
S_AD14	71		
S_AD13	69		
S_AD12	68		
S_AD11	67		
S_AD10	65		
S_AD9	64		
S_AD8	62		
S_AD7	60		
S_AD6	58		
S_AD5	57		
S_AD4	55		
S_AD3	54		
S_AD2	52		
S_AD1	51		
S_AD0	50		
S_C/BE3	99	I/O	Secondary bus commands and byte enables. These signals are multiplexed on the same PCI terminals. During the address phase of a secondary bus PCI cycle, S_C/BE3–S_C/BE0 define the bus command. During the data phase, this 4-bit bus is used as byte enables. The byte enables determine which byte paths of the full 32-bit data bus carry meaningful data. S_C/BE0 applies to byte 0 (S_AD7–S_AD0), S_C/BE1 applies to byte 1 (S_AD15–S_AD8), S_C/BE2 applies to byte 2 (S_AD23–S_AD16), and S_C/BE3 applies to byte 3 (S_AD31–S_AD24).
S_C/BE2	87		
S_C/BE1	73		
S_C/BE0	61		
S_DEVSEL	81	I/O	Secondary device select. The bridge asserts S_DEVSEL to claim a PCI cycle as the target device. As a PCI initiator on the secondary bus, the bridge monitors S_DEVSEL until a target responds. If no target responds before timeout occurs, then the bridge terminates the cycle with an initiator abort.
S_FRAME	85	I/O	Secondary cycle frame. S_FRAME is driven by the initiator of a secondary bus cycle. S_FRAME is asserted to indicate that a bus transaction is beginning and data transfers continue while S_FRAME is asserted. When S_FRAME is deasserted, the secondary bus transaction is in the final data phase.
S_GNT5	125	O	Secondary bus grant to the bridge. The bridge provides internal arbitration and these signals are used to grant potential secondary PCI bus masters access to the bus. Seven potential initiators (including the bridge) can be located on the secondary PCI bus.  When the internal arbiter is disabled, S_GNT0 is reconfigured as an external secondary bus request signal for the bridge.
S_GNT4	124		
S_GNT3	123		
S_GNT2	122		
S_GNT1	120		
S_GNT0	119		

Terminal Functions (Continued)

secondary PCI interface control

TERMINAL NAME	NO.	I/O TYPE	FUNCTION
S_GPIO3 S_GPIO2 S_GPIO1 S_GPIO0	135 134 133 132	I/O	Secondary general-purpose I/O terminals. These terminals are provided for general-purpose input/output use in system design.
$\overline{S\_IRDY}$	83	I/O	Secondary initiator ready. $\overline{S\_IRDY}$ indicates the secondary bus initiator's ability to complete the current data phase of the transaction. A data phase is completed on a rising edge of S_CLK where both $\overline{S\_IRDY}$ and $\overline{S\_TRDY}$ are asserted; until $\overline{S\_IRDY}$ and $\overline{S\_TRDY}$ are asserted, wait states are inserted.
$\overline{S\_LOCK}$	78	I/O	Secondary lock $\overline{S\_LOCK}$ is used to lock the secondary bus and gain exclusive access as an initiator.
S_PAR	74	I/O	Secondary parity. In all secondary bus read and write cycles, the bridge calculates even parity across the S_AD and S_C/BE buses. As an initiator during PCI write cycles, the bridge outputs this parity indicator with a one-S_CLK delay. As a target during PCI read cycles, the calculated parity is compared to the initiator's parity indicator. A miscompare can result in a parity error assertion ( $\overline{S\_PERR}$ ).
$\overline{S\_PERR}$	76	I/O	Secondary parity error indicator. $\overline{S\_PERR}$ is driven by a secondary bus PCI device to indicate that calculated parity does not match S_PAR when enabled through the command register.
$\overline{S\_REQ5}$ $\overline{S\_REQ4}$ $\overline{S\_REQ3}$ $\overline{S\_REQ2}$ $\overline{S\_REQ1}$ $\overline{S\_REQ0}$	118 116 115 113 112 111	I	Secondary PCI bus request signals. The bridge provides internal arbitration, and these signals are used as inputs from secondary PCI bus initiators requesting the bus. Seven potential initiators (including the bridge) can be located on the secondary PCI bus.  When the internal arbiter is disabled, $\overline{S\_REQ0}$ is reconfigured as an external secondary bus grant for the bridge.
$\overline{S\_SERR}$	75	I	Secondary system error. $\overline{S\_SERR}$ is passed through the primary interface by the bridge if enabled through the bridge control register. $\overline{S\_SERR}$ is never asserted by the bridge.
$\overline{S\_STOP}$	80	I/O	Secondary cycle stop signal. $\overline{S\_STOP}$ is driven by a PCI target to request the initiator to stop the current secondary bus transaction. $\overline{S\_STOP}$ is used for target disconnects and is commonly asserted by target devices that do not support burst data transfers.
$\overline{S\_TRDY}$	82	I/O	Secondary target ready. $\overline{S\_TRDY}$ indicates the secondary bus target's ability to complete the current data phase of the transaction. A data phase is completed on a rising edge of S_CLK where both $\overline{S\_IRDY}$ and $\overline{S\_TRDY}$ are asserted; until $\overline{S\_IRDY}$ and $\overline{S\_TRDY}$ are asserted, wait states are inserted.
$\overline{S\_FLSHREQ}$	131	I	Flush request. When $\overline{S\_FLSHREQ}$ is asserted, it signals a request to the PCI2030 to suspend internal write posting. When the bridge is ready to suspend internal write posting, it responds by asserting $\overline{S\_FLSHACK}$ . $\overline{S\_FLSHACK}$ remains asserted until the write posting buffers are empty.
$\overline{S\_FLSHACK}$	130	O	Flush acknowledge. $\overline{S\_FLSHACK}$ is asserted by the PCI2030 to indicate that the internal write posting is suspended. $\overline{S\_FLSHACK}$ remains asserted until the write posting buffers are empty.

power supply

TERMINAL NAME	NO.	FUNCTION
GND	5, 19, 22, 30, 33, 49, 53, 63, 77, 86, 93, 103, 107, 121, 136, 146, 151, 161, 165, 169	Device ground terminals
VCC	12, 26, 36, 40, 56, 66, 70, 84, 89, 100, 114, 128, 139, 144, 153, 158, 172	Power-supply terminal for core logic (3.3 V)
P_VCCP	14, 28, 42, 149, 156, 174	Primary bus-signaling environment supply. P_VCCP is used in protection circuitry on primary bus I/O signals.
S_VCCP	59, 79, 98, 117, 141	Secondary bus-signaling environment supply. S_VCCP is used in protection circuitry on primary bus I/O signals.





**absolute maximum ratings over operating temperature ranges (unless otherwise noted)†**

Supply voltage range: $V_{CC}$ .....	-0.5 V to 4.6 V
$V_{CCP}$ .....	-0.5 V to 6 V
Input voltage range, $V_I$ : Standard .....	-0.5 V to $V_{CC} + 0.5$ V
Output voltage range, $V_O$ : Standard .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ or $V_I > V_{CC}$ ) (see Note 1) .....	$\pm 20$ mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ or $V_O > V_{CC}$ ) (see Note 2) .....	$\pm 20$ mA
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C
Virtual junction temperature, $T_J$ .....	150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. Applies to external input and bidirectional buffers.  $V_I > V_{CC}$  does not apply to fail-safe terminals.  
2. Applies to external output and bidirectional buffers.  $V_O > V_{CC}$  does not apply to fail-safe terminals.

**recommended operating conditions**

			MIN	NOM	MAX	UNIT
$t_t$	Input transition (rise and fall) time	CMOS compatible	1		4	ns
$T_A$	Operating ambient temperature range	Commercial	0	25	70	°C
$T_J$ ‡	Virtual junction temperature	Commercial	0	25	115	°C

‡ These junction temperatures reflect simulation conditions. The customer is responsible for verifying junction temperature.

**recommended operating conditions for PCI interface**

			OPERATION	MIN	NOM	MAX	UNIT
$V_{CC}$	Core voltage	Commercial	3.3 V	3	3.3	3.6	V
$V_{CCP}$	PCI supply voltage	Commercial	3.3 V	3	3.3	3.6	V
			5 V	4.75	5	5.25	
$V_I$	Input voltage		3.3 V	0		$V_{CCP}$	V
			5 V	0		$V_{CCP}$	
$V_O$ §	Output voltage		3.3 V	0		$V_{CCP}$	V
			5 V	0		$V_{CCP}$	
$V_{IH}$ ¶	High-level input voltage	CMOS compatible	3.3 V	0.5 $V_{CCP}$			V
			5 V	2			
$V_{IL}$ ¶	Low-level input voltage	CMOS compatible	3.3 V	0.3 $V_{CCP}$			V
			5 V	0.8			

§ Applies to external output buffers

¶ Applies to external input and bidirectional buffers without hysteresis

# PCI2030 PCI-TO-PCI BRIDGE

XCPS012 – DECEMBER 1997

## electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER	SIDE	TEST CONDITIONS	OPERATION	MIN	MAX	UNIT
V <sub>OH</sub> High-level output voltage		I <sub>OH</sub> = -0.5 mA	3.3 V	0.9 V <sub>CC</sub>		V
		I <sub>OH</sub> = -2 mA	5 V	2.4		
V <sub>OL</sub> Low-level output voltage		I <sub>OL</sub> = 1.5 mA	3.3 V	0.1 V <sub>CC</sub>		V
		I <sub>OL</sub> = 6 mA	5 V	0.55		
I <sub>IH</sub> High-level input current	Input pins	V <sub>I</sub> = V <sub>CC</sub> †	3.6 V		10	μA
			5.25 V		20	
	I/O pins‡	V <sub>I</sub> = V <sub>CC</sub> †	3.6 V		20	
			5.25 V		25	
I <sub>IL</sub> Low-level input current	Input pins	V <sub>I</sub> = GND	3.6 V to 5.25 V		-1	μA
	I/O pins‡	V <sub>I</sub> = GND	3.6 V to 5.25 V		-20	
I <sub>OZ</sub> High-impedance output current		V <sub>O</sub> = V <sub>CCP</sub> or GND			±20	μA

† For PCI pins, V<sub>CC</sub> = V<sub>CCP</sub>.

‡ For I/O pins, the input leakage current includes the off-state output current I<sub>OZ</sub>.

## PCI clock/reset timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figure 1, Figure 2, and Figure 3)

	ALTERNATE SYMBOL	MIN	MAX	UNIT
t <sub>c</sub> Cycle time, PCLK	t <sub>cyc</sub>	30	∞	ns
t <sub>wH</sub> Pulse duration, PCLK high	t <sub>high</sub>	11		ns
t <sub>wL</sub> Pulse duration, PCLK low	t <sub>low</sub>	11		ns
Δv/Δt Slew rate, PCLK	t <sub>r</sub> , t <sub>f</sub>	1	4	V/ns
t <sub>w</sub> Pulse duration, RSTIN	t <sub>rst</sub>	1		ms
t <sub>su</sub> Setup time, PCLK active at end of $\overline{\text{RSTIN}}$ (see Note 3)	t <sub>rst-clk</sub>	100		μs

NOTE 3: The setup and hold times for the secondary are identical to those for the primary; however, the times are relative to the secondary PCI close.

## PCI timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Note 4 and Figure 1 and Figure 4)

	ALTERNATE SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT
t <sub>pd</sub> Propagation delay time	PCLK to shared signal valid delay time	t <sub>val</sub>		11	ns
	PCLK to shared signal invalid delay time	t <sub>inv</sub>		2	
t <sub>en</sub> Enable time, high-impedance-to-active delay time from PCLK	t <sub>on</sub>		2		ns
t <sub>dis</sub> Disable time, active-to-high-impedance delay time from PCLK	t <sub>off</sub>			28	ns
t <sub>su</sub> Setup time before PCLK valid	t <sub>su</sub> , See Note 6		7		ns
t <sub>h</sub> Hold time after PCLK high	t <sub>h</sub> , See Note 6		0		ns

NOTES: 4. This data sheet uses the following conventions to describe time (t) intervals. The format is: t<sub>A</sub>, where subscript A indicates the type of dynamic parameter being represented. One of the following is used: t<sub>pd</sub> = propagation delay time, t<sub>d</sub> = delay time, t<sub>su</sub> = setup time, and t<sub>h</sub> = hold time.

5. PCI shared signals are AD31-AD0, C/BE3-C/BE0, FRAME, TRDY, IRDY, STOP, IDSEL, DEVSSEL, and PAR.

6. The setup and hold times for the secondary are identical to those for the primary; however, the times are relative to the secondary PCI close.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


PARAMETER MEASUREMENT INFORMATION

LOAD CIRCUIT PARAMETERS





TIMING PARAMETER		C <sub>LOAD</sub> † (pF)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	V <sub>LOAD</sub> (V)
t <sub>en</sub>	t <sub>PZH</sub>	50	8	-8	0
	t <sub>PZL</sub>				3
t <sub>dis</sub>	t <sub>PHZ</sub>	50	8	-8	1.5
	t <sub>PLZ</sub>				
t <sub>pd</sub>		50	8	-8	‡

† C<sub>LOAD</sub> includes the typical load-circuit distributed capacitance.

‡  $\frac{V_{LOAD} - V_{OL}}{I_{OL}} = 50 \Omega$ , where V<sub>OL</sub> = 0.6 V, I<sub>OL</sub> = 8 mA



LOAD CIRCUIT



- NOTES: A. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by pulse generators having the following characteristics: PRR = 1 MHz, Z<sub>O</sub> = 50 Ω, t<sub>r</sub> ≤ 6 ns, t<sub>f</sub> ≤ 6 ns.  
B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
C. For t<sub>PLZ</sub> and t<sub>PHZ</sub>, V<sub>OL</sub> and V<sub>OH</sub> are measured values.

Figure 1. Load Circuit and Voltage Waveforms

PCI BUS PARAMETER MEASUREMENT INFORMATION




Figure 2. PCLK Timing Waveform




Figure 3.  $\overline{\text{RSTIN}}$  Timing Waveforms





Figure 4. Shared-Signals Timing Waveforms

MECHANICAL DATA

PGF (S-PQFP-G176)

PLASTIC QUAD FLATPACK



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Falls within JEDEC MS-026

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

**CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.**

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.