

FEATURES/BENEFITS

- 20 output, low skew clock signal buffer
- High drive FCT-type outputs
- Reduced swing TTL outputs for low noise
- Input hysteresis for better noise margin
- Monitor output
- Guaranteed low skew
 - 0.35ns output skew
 - 0.7ns pulse skew
 - 1.0ns part-to-part skew
- Available in 40-pin QVSOP (Q2)

DESCRIPTION

The QS5820T clock driver/buffer circuits can be used for clock distribution schemes where low skew, high speed, and small footprint are primary concerns. The QS5820T offers four banks of five non-inverting outputs. Designed in QSI's proprietary QCMOS process, this device provides low propagation delay buffering with on-chip skew of 0.35ns for same-transition, same-bank signals. The QS5820T provides major skew advantages over octal type devices where total part-to-part skew ($t_{SK(t)}$) of >1 ns is unacceptable. Furthermore, board area consumed by the QVSOP package is almost one-third that of the typical SOIC package offered for octal devices. This clock buffer product is designed for use in high performance workstation, multi-board computing and telecommunications systems. The QS5820T is available in the 40-pin QVSOP package which offers the world's smallest logic footprint.

Figure 1. Functional Block Diagram and Pinout




Table 1. Pin Descriptions

Pin Name	I/O	Description
\overline{OEA} , \overline{OEB} , \overline{OEC} , \overline{OED}	I	Output Enable Inputs
INA, INB, INC, IND	I	Clock Inputs
OAn, OBn, OCn, ODn	O	Clock Outputs
MONB, MOND	O	Non-disable Monitor Outputs

2

Table 2. Absolute Maximum Ratings

Supply Voltage to Ground	-0.5V to +7.0V
DC Switch Voltage V_S	-0.5V to +7.0V
DC Input Voltage V_{IN}	-0.5V to +7.0V
AC Input Voltage (for a pulse width ≤ 20 ns)	-3.0V
DC Input Diode Current with $V_{IN} < 0$	-20mA
DC Output Current Max. Sink Current/Pin	120mA
Maximum Power Dissipation	1.2 watts
T_{STG} Storage Temperature	-65° to +150°C

Note: Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to QSI devices that result in functional or reliability type failures.

Table 3. Capacitance

$T_A = 25^\circ\text{C}$, $f = 1\text{MHz}$, $V_{IN} = 0\text{V}$, $V_{OUT} = 0\text{V}$

Pins	QVSOP		Unit
	Typ	Max	
All Pins	5	8	pF

Note: Capacitance is characterized but not tested.

Table 4. Recommended Operating Conditions

Symbol	Description	Min	Max	Units
V_{CC}	Power Supply Voltage	4.75	5.25	V
V_{IN}	Input Voltage	0	5.5	V
V_{OUT}	Voltage Applied to Outputs	0	5.5	V
T_A	Ambient Operating Temperature	0	70	°C

Table 5. DC Electrical Characteristics Over Operating Range

Symbol	Parameter	Test Conditions	Min	Typ ⁽¹⁾	Max	Unit
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH for Inputs	2.0	—	—	V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW for Inputs	—	—	0.8	V
V _{IC}	Clamp Diode Voltage ⁽³⁾	V _{CC} = Min., I _{IN} = -18mA	—	-0.7	-1.2	V
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -24mA	2.4	—	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., I _{OL} = 64mA	—	—	0.55	V
I _{IN}	Input Leakage Current	V _{CC} = Max., 0 ≤ V _{IN} ≤ V _{CC}	—	—	1	μA
I _{OZ}	Output Leakage Current	V _{CC} = Max., Outputs High-Z	—	—	1	μA
I _{OS}	Short Circuit Current ^(2,3)	V _{CC} = Max., V _{OUT} = GND	-60	—	—	mA

Notes:

1. Typical values indicate V_{CC} = 5.0V and T_A = 25°C.
2. Not more than one output should be used to test this high power condition and the duration is ≤1 second.
3. Guaranteed by design but not tested.

Table 6. Power Supply Characteristics

Symbol	Parameter	Test Conditions ⁽¹⁾	Typ ⁽³⁾	Max	Unit
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max., V _{IN} = GND or V _{CC}	0.4	3.0	mA
ΔI _{CC}	Supply Current per Input HIGH	V _{CC} = Max., V _{IN} = 3.4V, f _I = 0MHz	0.5	2.5	mA
I _{CCD}	Dynamic Power Supply Current per Output ⁽²⁾	V _{CC} = Max., V _{IN} = V _{CC} or V _{IN} = GND Outputs enabled, 50% duty cycle	0.1	0.2	mA/ MHz

Notes:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC specifications.
2. Guaranteed but not tested.
3. Typical values are for reference only. Conditions are V_{CC} = 5.0V and T_A = 25°C.
4. I_C = I_{CC} + (ΔI_{CC})(D_H)(N_T) + I_{CCD} (f_O)(N_O)

where:

D_H = Input duty cycle

N_T = Number of TTL HIGH inputs at D_H

f_O = Output frequency

N_O = Number of outputs at f_O

Table 7. Skew Characteristics Over Operating Range

Symbol	Description ^(1,2)	A		B		Unit
		Min	Max	Min	Max	
$t_{SK(O1)}$	Skew between two outputs same transition, same bank	—	0.5	—	0.35	ns
$t_{SK(O2)}$	Skew between two outputs same transition, different banks	—	0.7	—	0.5	ns
$t_{SK(p)}$	Duty cycle distortion (pulse skew) on a single output opposite transitions ($t_{PHL}-t_{PLH}$)	—	1.0	—	0.7	ns
$t_{SK(t)}$	Part-to-part skew same transition ⁽³⁾	—	1.5	—	1.0	ns

Notes:

1. Skew parameters are guaranteed across temperature range, but not production tested. Skew parameters apply to propagation delays only.
2. See Test Circuit and Waveforms.
3. $t_{SK(t)}$ only applies to Quality Semiconductor devices of the same transition, same V_{CC} , same temperature, same speed grade, and same loading.

Table 8. Switching Characteristics Over Operating Range


$C_{LOAD} = 50\text{pF}$, $R_{LOAD} = 500\Omega$.

Symbol	Description ⁽¹⁾	A		B		Unit
		Min	Max	Min	Max	
t_{PLH} , t_{PHL}	Propagation Delay ^(1, 2)	1.5	5.8	1.5	5.0	ns
t_R	Output Rise Time, 0.8V to 2.0V	—	1.5	—	1.5	ns
t_F	Output Fall Time, 2.0V to 0.8V	—	1.5	—	1.5	ns
t_{PZL} , t_{PZH}	Output Enable Time	1.5	8.0	1.5	7.0	ns
t_{PLZ} , t_{PZH}	Output Disable Time ⁽³⁾	1.5	7.0	1.5	6.0	ns

Notes:

1. See Test Circuit and Waveforms. Minimums guaranteed but not tested.
2. The propagation delay range indicated by Min. and Max. specifications results from process and environmental variables. These propagation delay limits do not imply skew.
3. Guaranteed by design but not tested.

150-MIL QVSOP™ - Package Code Q1/Q2
150-Mil Wide Plastic Small Outline Gull-Wing



JEDEC#	MO-154BB			MO-154AB		
DWG#	PSS-40A (Q2)			PSS-48A (Q1)		
Symbol	Min	Nom	Max	Min	Nom	Max
A	0.059	0.065	0.069	0.059	0.065	0.069
A1	0.004	0.006	0.008	0.004	0.006	0.008
B	0.0067	0.008	0.009	0.0051	0.0063	0.008
C	0.0075	0.008	0.0098	0.0075	0.008	0.0098
D	0.386	0.390	0.394	0.386	0.390	0.394
E	0.150	0.154	0.157	0.150	0.154	0.157
e	0.0197 BSC, 0.5mm			0.0157 BSC, 0.4mm		
H	0.228	0.236	0.244	0.228	0.236	0.244
h	0.010	0.013	0.016	0.010	0.013	0.016
L	0.020	0.024	0.030	0.020	0.024	0.030
N	40			48		
α	0°	5°	8°	0°	5°	8°
S	0.006	0.008	0.010	0.012	0.014	0.016

Notes:

1. Refer to applicable symbol list.
2. All dimensions are in inches.
3. N is the number of lead positions.
4. Dimensions D and E are to be measured at maximum material condition but do not include mold flash. Allowable mold flash is 0.006in. per side.
5. Lead coplanarity is 0.003in. maximum.