

## 2.5/3.3 V Differential LVPECL 1:9 Clock Distribution Buffer and Clock Divider

The MC100ES6226 is a bipolar monolithic differential clock distribution buffer and clock divider. Designed for most demanding clock distribution systems, the MC100ES6226 supports various applications requiring a large number of outputs to drive precisely aligned clock signals. Using SiGe technology and a fully differential architecture, the device offers superior digital signal characteristics and very low clock skew error. Target applications for this clock driver are high performance clock distribution systems for computing, networking and telecommunication systems.

### Features

- Fully differential architecture from input to all outputs
- SiGe technology supports near-zero output skew
- Selectable 1:1 or 1:2 frequency outputs
- LVPECL compatible differential clock inputs and outputs
- LVCMOS compatible control inputs
- Single 3.3V or 2.5V supply
- Max. 35 ps maximum output skew (within output bank)
- Max. 50 ps maximum device skew
- Supports DC operation and up to 3 GHz (typ.) clock signals
- Synchronous output enable eliminating output runt pulse generation and metastability
- Standard 32-lead LQFP package
- Industrial temperature range
- 32-lead Pb-free Package Available

### Functional Description

MC100ES6226 is designed for very skew critical differential clock distribution systems and supports clock frequencies from DC up to 3.0 GHz. Typical applications for the MC100ES6226 are primary clock distribution systems on backplanes of high-performance computer, networking and telecommunication systems, as well as on-board clocking of OC-3, OC-12 and OC-48 speed communication systems.

The MC100ES6226 can be operated from a 3.3 V or 2.5 V positive supply without the requirement of a negative supply line. Each of the output banks of three differential clock output pairs may be independently configured to distribute the input frequency or half of the input frequency. The FSEL0 and FSEL1 clock frequency selects are asynchronous control inputs. Any changes of the control inputs require a MR pulse for resynchronization of the  $\pm 2$  outputs.

# MC100ES6226

**2.5V/3.3V DIFFERENTIAL  
LVPECL 1:9 CLOCK DISTRIBUTION  
BUFFER AND CLOCK DIVIDER**



**FA SUFFIX**  
32-LEAD LQFP PACKAGE  
CASE 873A-03

# MC100ES6226




Figure 1. MC100ES6226 Logic Diagram




Figure 2. 32-Lead Package Pinout (Top View)

Table 1. Pin Configuration

Pin	I/O	Type	Function
CLK, $\overline{\text{CLK}}$	Input	LVPECL	Differential reference clock signal input
$\overline{\text{OE}}$	Input	LVC MOS	Output enable
MR	Input	LVC MOS	Device reset
FSEL0, FSEL1	Input	LVC MOS	Output frequency divider select
QA[0-2], $\overline{\text{QA}}[0-2]$ QB[0-2], $\overline{\text{QB}}[0-2]$ QC[0-2], $\overline{\text{QC}}[0-2]$	Output	LVPECL	Differential clock outputs (banks A, B and C)
GND	Supply	GND	Negative power supply
V <sub>CC</sub>	Supply	V <sub>CC</sub>	Positive power supply. All V <sub>CC</sub> pins must be connected to the positive power supply for correct DC and AC operation

Table 2. Function Table

Control	Default	0	1
$\overline{\text{OE}}$	0	Qx[0-2], $\overline{\text{Qx}}[0-2]$ are active. Deassertion of $\overline{\text{OE}}$ can be asynchronous to the reference clock without generation of output runt pulses	Qx[0-2] = L, $\overline{\text{Qx}}[0-2]$ = H (outputs disabled). Assertion of $\overline{\text{OE}}$ can be asynchronous to the reference clock without generation of output runt pulses
MR	0	Normal operation	Device reset (asynchronous)
FSEL0, FSEL1	00	See Table 3	

Table 3. Output Frequency Select Control

FSEL0	FSEL1	QA0 to QA2	QB0 to QB2	QC0 to QC2
0	0	$f_{\text{QA0:2}} = f_{\text{CLK}}$	$f_{\text{QB0:2}} = f_{\text{CLK}}$	$f_{\text{QC0:2}} = f_{\text{CLK}}$
0	1	$f_{\text{QA0:2}} = f_{\text{CLK}}$	$f_{\text{QB0:2}} = f_{\text{CLK}}$	$f_{\text{QC0:2}} = f_{\text{CLK}} \div 2$
1	0	$f_{\text{QA0:2}} = f_{\text{CLK}}$	$f_{\text{QB0:2}} = f_{\text{CLK}} \div 2$	$f_{\text{QC0:2}} = f_{\text{CLK}} \div 2$
1	1	$f_{\text{QA0:2}} = f_{\text{CLK}} \div 2$	$f_{\text{QB0:2}} = f_{\text{CLK}} \div 2$	$f_{\text{QC0:2}} = f_{\text{CLK}} \div 2$

Table 4. Absolute Maximum Ratings<sup>1</sup>

Symbol	Characteristics	Min	Max	Unit	Condition
V <sub>CC</sub>	Supply Voltage	-0.3	3.6	V	
V <sub>IN</sub>	DC Input Voltage	-0.3	V <sub>CC</sub> +0.3	V	
V <sub>OUT</sub>	DC Output Voltage	-0.3	V <sub>CC</sub> +0.3	V	
I <sub>IN</sub>	DC Input Current		±20	mA	
I <sub>OUT</sub>	DC Output Current		±50	mA	
T <sub>S</sub>	Storage Temperature	-65	125	°C	

1. Absolute maximum continuous ratings are those maximum values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation at absolute-maximum-rated conditions is not implied.

Table 5. General Specifications

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
$V_{TT}$	Output Termination Voltage		$V_{CC} - 2^1$		V	
MM	ESD Protection (Machine model)	200			V	
HBM	ESD Protection (Human body model)	2000			V	
CDM	ESD Protection (Charged device model)	1000			V	
LU	Latch-up Immunity	200			mA	
$C_{IN}$			4.0		pF	Inputs
$\theta_{JA}$	Thermal Resistance Junction to Ambient JESD 51-3, single layer test board		83.1 73.3 68.9 63.8 57.4	86.0 75.4 70.9 65.3 59.6	$^{\circ}\text{C/W}$	Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min
	JESD 51-6, 2S2P multilayer test board		59.0 54.4 52.5 50.4 47.8	60.6 55.7 53.8 51.5 48.8	$^{\circ}\text{C/W}$	Natural convection 100 ft/min 200 ft/min 400 ft/min 800 ft/min
$\theta_{JC}$	Thermal Resistance Junction to Case		23.0	26.3	$^{\circ}\text{C/W}$	MIL-SPEC 883E Method 1012.1
	Operating Junction Temperature <sup>2</sup> (continuous operation) MTBF = 9.1 years	0		110	$^{\circ}\text{C}$	

1. Output termination voltage  $V_{TT} = 0\text{ V}$  for  $V_{CC} = 2.5\text{ V}$  operation is supported but the power consumption of the device will increase.
2. Operating junction temperature impacts device life time. Maximum continuous operating junction temperature should be selected according to the application life time requirements (See application note AN1545 for more information). The device AC and DC parameters are specified up to  $110^{\circ}\text{C}$  junction temperature allowing the MC100ES6226 to be used in applications requiring industrial temperature range. It is recommended that users of the MC100ES6226 employ thermal modeling analysis to assist in applying the junction temperature specifications to their particular application.

**Table 6. DC Characteristics** ( $V_{CC} = 3.3\text{ V} \pm 5\%$  and  $2.5\text{ V} \pm 5\%$ ,  $T_J = 0^\circ\text{C}$  to  $+110^\circ\text{C}$ )<sup>1</sup>


Symbol	Characteristics	Min	Typ	Max	Unit	Condition
LVCMOS Control Inputs ( $\overline{\text{OE}}$ , FSEL0, FSEL1, MR)						
$V_{IL}$	Input voltage low $V_{CC} = 3.3\text{ V}$ $V_{CC} = 2.5\text{ V}$			0.8 0.7	V	
$V_{IH}$	Input voltage high $V_{CC} = 3.3\text{ V}$ $V_{CC} = 2.5\text{ V}$	2.2 1.7			V	
$I_{IN}$	Input Current <sup>2</sup>			$\pm 150$	$\mu\text{A}$	$V_{IN} = V_{CC}$ or $V_{IN} = \text{GND}$
LVPECL Clock Inputs (CLK, $\overline{\text{CLK}}$ ) <sup>3</sup>						
$V_{PP}$	DC Differential Input Voltage <sup>4</sup>	0.1		1.3	V	Differential operation
$V_{CMR}$	Differential Cross Point Voltage <sup>5</sup>	1.0		$V_{CC} - 0.3$	V	Differential operation
$V_{IH}$	Input High Voltage	TBD		TBD		
$V_{IL}$	Input Low Voltage	TBD		TBD		
$I_{IN}$	Input Current			$\pm 150$	$\mu\text{A}$	$V_{IN} = \text{TBD}$ or $V_{IN} = \text{TBD}$
LVPECL Clock Outputs (QA[2:0], QB[2:0], QC[2:0])						
$V_{OH}$	Output High Voltage	$V_{CC} - 1.1$		$V_{CC} - 0.8$	V	Termination $50\Omega$ to $V_{TT}$
$V_{OL}$	Output Low Voltage	$V_{CC} - 1.8$		$V_{CC} - 1.4$	V	Termination $50\Omega$ to $V_{TT}$
Supply Current						
$I_{GND}$	Maximum Quiescent Supply Current without Output Termination Current		65	110	mA	GND pin
$I_{CC}$	Maximum Quiescent Supply Current with Output Termination Current		325	400	mA	All $V_{CC}$ pins

1. AC characteristics are design targets and pending characterization.
2. Input have internal pullup/pulldown resistors which affect the input current.
3. Clock inputs driven by LVPECL compatible signals.
4.  $V_{PP}$  is the minimum differential input voltage swing required to maintain AC characteristic.
5.  $V_{CMR}$  (DC) is the crosspoint of the differential input signal. Functional operation is obtained when the crosspoint is within the  $V_{CMR}$  (DC) range and the input swing lies within the  $V_{PP}$  (DC) specification.

**Table 7. AC Characteristics** ( $V_{CC} = 3.3\text{ V} \pm 5\%$  and  $2.5\text{ V} \pm 5\%$ ,  $T_J = 0^\circ\text{C}$  to  $+110^\circ\text{C}$ )<sup>1, 2</sup>

Symbol	Characteristics	Min	Typ	Max	Unit	Condition
$V_{PP}$	Differential Input Voltage <sup>3</sup> (peak-to-peak)	0.2	0.3	1.3	V	
$V_{CMR}$	Differential Input Crosspoint Voltage <sup>4</sup>	1.0		$V_{CC} - 0.3$	V	
$V_{X,OUT}$	Differential Output Crosspoint Voltage	$V_{CC} - 1.45$		$V_{CC} - 1.1$	V	
$V_{O(P-P)}$	Differential Output Voltage (peak-to-peak)					
	$f_O < 300\text{ MHz}$	0.45	0.72	0.95	V	
	$f_O < 1.5\text{ GHz}$	0.3	0.55	0.95	V	
	$f_O < 2.7\text{ GHz}$	TBD	0.37	0.95	V	
$f_{CLK}$	Input Frequency	0		$3000^5$	MHz	
$t_{PD}$	Propagation Delay CLK to Qx[]	475	500	800	ps	Differential
$t_{sk(O)}$	Output-to-Output Skew					
	(within QA[2:0])		11	25	ps	Differential
	(within QB[2:0])		12	25	ps	
	(within QC[2:0])		4	20	ps	
	(within device)			60	ps	
$t_{sk(PP)}$	Output-to-Output Skew (part-to-part)			325	ps	Differential
$t_{JIT(CC)}$	Output Cycle-to-Cycle Jitter					
	single frequency configuration			1		FSEL0 = FSEL1
	$\pm 1/\pm 2$ frequency configuration			1		FSEL0 $\neq$ FSEL1
$DC_O$	Output Duty Cycle					
	$Qx = \pm 1, f_O < 300\text{ MHz}$	48	50	52	%	$DC_{ref} = 50\%$
	$Qx = \pm 1, f_O > 300\text{ MHz}$	45	50	55	%	
	$Qx = \pm 2, f_O < 300\text{ MHz}$	49	50	51	%	
	$Qx = \pm 2, f_O > 300\text{ MHz}$	47.5	50	52.5	%	
$t_r, t_f$	Output Rise/Fall Time	0.05		200	ns	20% to 80%
$t_{PDL}^6$	Output Disable Time	$2.5 \cdot T + t_{PD}$		$4.5 \cdot T + t_{PD}$	ns	$T = \text{CLK period}$
$t_{PLD}^7$	Output Enable Time	$3 \cdot T + t_{PD}$		$5 \cdot T + t_{PD}$	ns	$T = \text{CLK period}$

1. AC characteristics are design targets and pending characterization.
2. AC characteristics apply for parallel output termination of  $50\Omega$  to  $V_{TT}$ .
3.  $V_{PP}$  is the minimum differential input voltage swing required to maintain AC characteristics including  $t_{pd}$  and device-to-device skew.
4.  $V_{CMR}$  (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the  $V_{CMR}$  (AC) range and the input swing lies within the  $V_{PP}$  (AC) specification. Violation of  $V_{CMR}$  (AC) or  $V_{PP}$  (AC) impacts the device propagation delay, device and part-to-part skew.
5. The MC100ES6226 is fully operational up to 3.0 GHz and is characterized up to 2.7 GHz.
6. Propagation delay  $\overline{OE}$  deassertion to differential output disabled (differential low: true output low, complementary output high).
7. Propagation delay  $\overline{OE}$  assertion to output enabled (active).



**Figure 3. MC100ES6226 Output Disable/Enable Timing**




Figure 4. MC100ES6226 AC Test Reference

## APPLICATIONS INFORMATION

### Maintaining Lowest Device Skew

The MC100ES6226 guarantees low output-to-output bank skew of 35 ps and a part-to-part skew of max. TBD ps. To ensure low skew clock signals in the application, both outputs of any differential output pair need to be terminated identically, even if only one output is used. When fewer than all nine output pairs are used, identical termination of all output pairs within the output bank is recommended. If an entire output bank is not used, it is recommended to leave all of these outputs open and unterminated. This will reduce the device power consumption while maintaining minimum output skew.

### Power Supply Bypassing

The MC100ES6226 is a mixed analog/digital product. The differential architecture of the MC100ES6226 supports low noise signal operation at high frequencies. In order to maintain its superior signal quality, all  $V_{CC}$  pins should be bypassed by

high-frequency ceramic capacitors connected to GND. If the spectral frequencies of the internally generated switching noise on the supply pins cross the series resonant point of an individual bypass capacitor, its overall impedance begins to look inductive and thus increases with increasing frequency. The parallel capacitor combination shown ensures that a low impedance path to ground exists for frequencies well above the noise bandwidth.




Figure 5.  $V_{CC}$  Power Supply Bypass