National Semiconductor

74F543
Octal Registered Transceiver

General Description

The 'F543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow. The A outputs are guaranteed to sink 24 mA (20 mA Mil) while the B outputs are rated for 64 mA (48 mA Mil).

Features

- 8-bit octal transceiver
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- A outputs sink 24 mA (20 mA Mil)
- B outputs sink 64 mA (48 mA Mil)
- 300 mil slim package

Ordering Code: See Section 11

Commercial	Package Number	Package Description
74F543SPC	N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74F543SC (Note 1)	M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC
74F543SJ (Note 1)	M24B	24-Lead (0.300" Wide) Molded Small Outline, EIAJ
74F543MSA (Note 1)	MSA24	24-Lead Molded Shrink Small Outline, EIAJ, Type II

Note 1: Devices also available in 13" reel. Use suffix = SCX, SJX and MSAX

Logic Symbols



TL/F/9554–1

IEEE/IEC



TL/F/9554–5

Connection Diagram

Pin Assignment for DIP and SOIC



TL/F/9554–2

Unit Loading/Fan Out: See Section 2 for U.L. definitions

Pin Names	Description	74F	
		U.L. HIGH/LOW	Input I_{IH}/I_{IL} Output I_{OH}/I_{OL}
$\overline{OEAB}$	A-to-B Output Enable Input (Active LOW)	1.0/1.0	20 μA/−0.6 mA
$\overline{OEBA}$	B-to-A Output Enable Input (Active LOW)	1.0/1.0	20 μA/−0.6 mA
$\overline{CEAB}$	A-to-B Enable Input (Active LOW)	1.0/2.0	20 μA/−1.2 mA
$\overline{CEBA}$	B-to-A Enable Input (Active LOW)	1.0/2.0	20 μA/−1.2 mA
$\overline{LEAB}$	A-to-B Latch Enable Input (Active LOW)	1.0/1.0	20 μA/−0.6 mA
$\overline{LEBA}$	B-to-A Latch Enable Input (Active LOW)	1.0/1.0	20 μA/−0.6 mA
A_0–A_7	A-to-B Data Inputs or	3.5/1.083	70 μA/−650 μA
	B-to-A TRI-STATE® Outputs	150/40 (33.8)	−3 mA/24 mA (20 mA)
B_0–B_7	B-to-A Data Inputs or	3.5/1.083	70 μA/−650 μA
	A-to-B TRI-STATE Outputs	600/106.6 (80)	−12 mA/64 mA (48 mA)

Functional Description

The 'F543 contains two sets of eight D-type latches, with separate input and output controls for each set. For data flow from A to B, for example, the A-to-B Enable ($\overline{CEAB}$) input must be LOW in order to enter data from A_0–A_7 or take data from B_0–B_7, as indicated in the Data I/O Control Table. With $\overline{CEAB}$ LOW, a LOW signal on the A-to-B Latch Enable ($\overline{LEAB}$) input makes the A-to-B latches transparent; a subsequent LOW-to-HIGH transition of the $\overline{LEAB}$ signal puts the A latches in the storage mode and their outputs no longer change with the A inputs. With $\overline{CEAB}$ and $\overline{OEAB}$ both LOW, the TRI-STATE B output buffers are active and reflect the data present at the output of the A latches. Control of data flow from B to A is similar, but using the $\overline{CEBA}$, $\overline{LEBA}$ and $\overline{OEBA}$ inputs.

Data I/O Control Table

Inputs			Latch Status	Output Buffers
$\overline{CEAB}$	$\overline{LEAB}$	$\overline{OEAB}$		
H	X	X	Latched	High Z
X	H	X	Latched	—
L	L	X	Transparent	—
X	X	H	—	High Z
L	X	L	—	Driving

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
A-to-B data flow shown; B-to-A flow control is the same, except using $\overline{CEBA}$, $\overline{LEBA}$ and $\overline{OEBA}$

Logic Diagram



TL/F/9554–4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings (Note 1)

Storage Temperature	−65°C to +150°C
Ambiesnt Temperature under Bias	−55°C to +125°C
Junction Temperature under Bias	−55°C to +175°C
Plastic	−55°C to +150°C
V_{CC} Pin Potential to Ground Pin	−0.5V to +7.0V
Input Voltage (Note 2)	−0.5V to +7.0V
Input Current (Note 2)	−30 mA to +5.0 mA
Voltage Applied to Output in HIGH State (with V_{CC} = 0V)	
Standard Output	−0.5V to V_{CC}
TRI-STATE Output	−0.5V to +5.5V
Current Applied to Output in LOW State (Max)	twice the rated I_{OL} (mA)

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Recommended Operating Conditions

Free Air Ambient Temperature	
Commercial	0°C to +70°C
Supply Voltage	
Commercial	+4.5V to +5.5V

DC Electrical Characteristics

Symbol	Parameter		74F Min	74F Typ	74F Max	Units	V_{CC}	Conditions
V_{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal
V_{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal
V_{CD}	Input Clamp Diode Voltage				−1.2	V	Min	I_{IN} = −18 mA
V_{OH}	Output HIGH Voltage	74F 10% V_{CC}	2.5			V	Min	I_{OH} = −1 mA (A_n)
		74F 10% V_{CC}	2.4					I_{OH} = −3 mA (A_n, B_n)
		74F 5% V_{CC}	2.7					I_{OH} = −1 mA (A_n)
		74F 5% V_{CC}	2.7					I_{OH} = −3 mA (A_n, B_n)
		74F 10% V_{CC}	2.0					I_{OH} = −15 mA (B_n)
V_{OL}	Output LOW Voltage	74F 10% V_{CC}			0.5	V	Min	I_{OL} = 24 mA (A_n)
		74F 10% V_{CC}			0.55			I_{OL} = 64 mA (B_n)
I_{IH}	Input HIGH Current	74F			5.0	μA	Max	V_{IN} = 2.7V
I_{BVI}	Input HIGH Current Breakdown Test	74F			7.0	μA	Max	($\overline{OEAB}$, $\overline{OEBA}$, $\overline{LEAB}$, $\overline{LEBA}$, $\overline{CEAB}$, $\overline{CEBA}$)
I_{BVIT}	Input HIGH Current Breakdown (I/O)	74F			0.5	mA	Max	V_{IN} = 5.5V (A_n, B_n)
I_{CEX}	Output HIGH Leakage Current	74F			50	μA	Max	V_{OUT} = V_{CC}
V_{ID}	Input Leakage Test	74F	4.75			V	0.0	I_{ID} = 1.9 μA All Other Pins Grounded
I_{OD}	Output Leakage Circuit Current	74F			3.75	μA	0.0	V_{IOD} = 150 mV All Other Pins Grounded

DC Electrical Characteristics (Continued)

Symbol	Parameter	74F			Units	V_{CC}	Conditions
		Min	Typ	Max			
I_{IL}	Input LOW Current			−0.6 −1.2	mA	Max	V_{IN} = 0.5V ($\overline{OEAB}$, $\overline{OEBA}$) V_{IN} = 0.5V ($\overline{CEAB}$, $\overline{CEBA}$)
$I_{IH} + I_{OZH}$	Output Leakage Current			70	μA	Max	V_{OUT} = 2.7V (A_n, B_n)
$I_{IL} + I_{OZL}$	Output Leakage Current			−650	μA	Max	V_{OUT} = 0.5V (A_n, B_n)
I_{OS}	Output Short-Circuit Current	−60 −100		−150 −225	mA	Max	V_{OUT} = 0V (A_n) V_{OUT} = 0V (B_n)
I_{ZZ}	Bus Drainage Test			500	μA	0.0V	V_{OUT} = 5.25V (A_n, B_n)
I_{CCH}	Power Supply Current		67	100	mA	Max	V_O = HIGH
I_{CCL}	Power Supply Current		83	125	mA	Max	V_O = LOW
I_{CCZ}	Power Supply Current		83	125	mA	Max	V_O = HIGH Z

AC Electrical Characteristics: See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74F T_A = +25°C V_{CC} = +5.0V C_L = 50 pF			74F T_A, V_{CC} = Com C_L = 50 pF		Units	Fig. No.
		Min	Typ	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Transparent Mode A_n to B_n or B_n to A_n	3.0 3.0	5.5 5.0	7.5 6.5	3.0 3.0	8.5 7.5	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay $\overline{LEBA}$ to A_n	4.5 4.5	8.5 8.5	11.0 11.0	4.5 4.5	12.5 12.5	ns	2-3
t_{PLH} t_{PHL}	Propagation Delay $\overline{LEAB}$ to B_n	4.5 4.5	8.5 8.5	11.0 11.0	4.5 4.5	12.5 12.5	ns	2-3
t_{PZH} t_{PZL}	Output Enable Time $\overline{OEBA}$ or $\overline{OEAB}$ to A_n or B_n $\overline{CEBA}$ or $\overline{CEAB}$ to A_n or B_n	3.0 4.0	7.0 7.5	9.0 10.5	3.0 4.0	10.0 12.0	ns	2-5
t_{PHZ} t_{PLZ}	Output Disable Time $\overline{OEBA}$ or $\overline{OEAB}$ to A_n or B_n $\overline{CEBA}$ or $\overline{CEAB}$ to A_n or B_n	1.0 2.5	6.0 5.5	8.0 10.5	1.0 2.5	9.0 11.5		

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	74F T_A = +25°C V_{CC} = +5.0V		74F T_A, V_{CC} = Com		Units	Fig. No.
		Min	Max	Min	Max		
$t_s(H)$ $t_s(L)$	Setup Time, HIGH or LOW A_n or B_n to $\overline{LEBA}$ or $\overline{LEAB}$	3.0 3.0		3.5 3.5		ns	2-6
$t_h(H)$ $t_h(L)$	Hold Time, HIGH or LOW A_n or B_n to $\overline{LEBA}$ or $\overline{LEAB}$	3.0 3.0		3.5 3.5			
$t_w(L)$	Latch Enable, B to A or B to A Pulse Width, LOW	8.0		9.0		ns	2-4