



FAST CMOS OCTAL BIDIRECTIONAL TRANSCEIVER

IDT54/74FCT2245T/AT/CT

FEATURES:


- Low input and output leakage $\leq 1\mu\text{A}$ (max.)
- CMOS power levels
- True TTL input and output compatibility
 - $V_{OH} = 3.3\text{V}$ (typ.)
 - $V_{OL} = 0.3\text{V}$ (typ.)
- Meets or exceeds JEDEC standard 18 specifications
- Military product compliant to MIL-STD-883, Class B and DESC listed (dual marked)
- Std., A and C speed grades
- Resistor outputs (-15mA I_{OH} , 12mA I_{OL} Ind.)
(-12mA I_{OH} , 12mA I_{OL} Mil.)
- Reduced system switching noise
- Available in the following packages:
 - Industrial: SOIC, QSOP, TSSOP
 - Military: CERDIP, LCC, CERPACK

DESCRIPTION:

The IDT octal bidirectional transceivers are built using an advanced dual metal CMOS technology. The FCT2245T is designed for asynchronous two-way communication between data buses. The transmit/receive (T/\bar{R}) input determines the direction of data flow through the bidirectional transceiver. Transmit (active high) enables data from A ports to B ports, and receive (active low) from B ports to A ports. The output enable (\overline{OE}) input, when high, disables both A and B ports by placing them in high Z condition.

The FCT2245T has balanced drive outputs with current limiting resistors. This offers low ground bounce, minimal undershoot and controlled output fall times- reducing the need for external series terminating resistors. The FCT2245T parts are plug-in replacements for FCT245T parts.


FUNCTIONAL BLOCK DIAGRAM




MILITARY AND INDUSTRIAL TEMPERATURE RANGES

MAY 2001

PIN CONFIGURATION



CERDIP/ SOIC/ QSOP/ TSSOP/ CERPACK
TOP VIEW



LCC
TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Rating | Max. | Unit |
|------------------|--------------------------------------|----------------------|------|
| $V_{TERM}^{(2)}$ | Terminal Voltage with Respect to GND | -0.5 to +7 | V |
| $V_{TERM}^{(3)}$ | Terminal Voltage with Respect to GND | -0.5 to $V_{CC}+0.5$ | V |
| TSTG | Storage Temperature | -65 to +150 | °C |
| I _{OUT} | DC Output Current | -60 to +120 | mA |

8T-link

NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. No terminal voltage may exceed V_{CC} by +0.5V unless otherwise noted.
- Inputs and V_{CC} terminals only.
- Outputs and I/O terminals only.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

| Symbol | Parameter ⁽¹⁾ | Conditions | Typ. | Max. | Unit |
|------------------|--------------------------|----------------|------|------|------|
| C _{IN} | Input Capacitance | $V_{IN} = 0V$ | 6 | 10 | pF |
| C _{OUT} | Output Capacitance | $V_{OUT} = 0V$ | 8 | 12 | pF |

8T-link

NOTE:

- This parameter is measured at characterization but not tested.

PIN DESCRIPTION

| Pin Names | Description |
|------------------|----------------------------------|
| \overline{OE} | Output Enable Input (Active LOW) |
| $\overline{T/R}$ | Transmit/Receive Input |
| A0-A7 | Side A Inputs or 3-State Outputs |
| B0-B7 | Side B Inputs or 3-State Outputs |

FUNCTION TABLE (1)

| Inputs | | Outputs |
|-----------------|------------------|------------------------------------|
| \overline{OE} | $\overline{T/R}$ | |
| L | L | Bus B Data to Bus A ⁽¹⁾ |
| L | H | Bus A Data to Bus B ⁽¹⁾ |
| H | X | High Z State |

NOTE:

- H = HIGH Voltage Level
L = LOW Voltage Level
X = Don't Care

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Industrial: $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 5\%$; Military: $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$, $V_{CC} = 5.0\text{V} \pm 10\%$

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|-----------|---|--|---------------------|------|---------------------|---------|---------------|
| V_{IH} | Input HIGH Level | Guaranteed Logic HIGH Level | | 2 | — | — | V |
| V_{IL} | Input LOW Level | Guaranteed Logic LOW Level | | — | — | 0.8 | V |
| I_{IH} | Input HIGH Current ⁽⁴⁾ | $V_{CC} = \text{Max.}$ | $V_I = 2.7\text{V}$ | — | — | ± 1 | μA |
| I_{IL} | Input LOW Current ⁽⁴⁾ | | $V_I = 0.5\text{V}$ | — | — | ± 1 | |
| I_{OZH} | High Impedance Output Current (3-State output pins) ⁽⁴⁾ | $V_{CC} = \text{Max.}$ | $V_O = 2.7\text{V}$ | — | — | ± 1 | μA |
| I_{OZL} | | | $V_O = 0.5\text{V}$ | — | — | ± 1 | |
| I_I | Input HIGH Current | $V_{CC} = \text{Max.}, V_I = V_{CC} (\text{Max.})$ | | — | — | ± 1 | μA |
| V_{IK} | Clamp Diode Voltage | $V_{CC} = \text{Min.}, I_{IN} = -18\text{mA}$ | | — | -0.7 | -1.2 | V |
| V_H | Input Hysteresis | — | | — | 200 | — | mV |
| I_{CC} | Quiescent Power Supply Current | $V_{CC} = \text{Max.}, V_{IN} = \text{GND or } V_{CC}$ | | — | 0.01 | 1 | mA |

OUTPUT DRIVE CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|-----------|---------------------|---|--|------|---------------------|------|------|
| I_{ODL} | Output LOW Current | $V_{CC} = 5\text{V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{OUT} = 1.5\text{V}^{(3)}$ | | 16 | 48 | — | mA |
| I_{ODH} | Output HIGH Current | $V_{CC} = 5\text{V}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{OUT} = 1.5\text{V}^{(3)}$ | | -16 | -48 | — | mA |
| V_{OH} | Output HIGH Voltage | $V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ | $I_{OH} = -12\text{mA MIL}$ $I_{OH} = -15\text{mA IND}$ | 2.4 | 3.3 | — | V |
| V_{OL} | Output LOW Voltage | $V_{CC} = \text{Min.}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ | $I_{OL} = 12\text{mA}$ | — | 0.3 | 0.5 | V |

NOTES:

- For conditions shown as max. or min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0\text{V}$, $+25^{\circ}\text{C}$ ambient.
- Not more than one output should be shorted at one time. Duration of the short circuit test should not exceed one second.
- The test limit for this parameter is $\pm 5\mu\text{A}$ at $T_A = -55^{\circ}\text{C}$.

POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ⁽¹⁾ | | Min. | Typ. ⁽²⁾ | Max. | Unit |
|-----------------|---|---|--|------|---------------------|---------------------|------------|
| ΔI_{CC} | Quiescent Power Supply Current TTL Inputs HIGH | $V_{CC} = \text{Max.}$ $V_{IN} = 3.4V^{(3)}$ | | — | 0.5 | 2 | mA |
| I_{CCD} | Dynamic Power Supply Current ⁽⁴⁾ | $V_{CC} = \text{Max.}$ Outputs Open $\overline{OE} = T/\overline{R} = \text{GND}$ One Input Toggling 50% Duty Cycle | $V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ | — | 0.06 | 0.12 | mA/ MHz |
| I_C | Total Power Supply Current ⁽⁶⁾ | $V_{CC} = \text{Max.}$ Outputs Open $f_i = 10\text{MHz}$ 50% Duty Cycle $\overline{OE} = T/\overline{R} = \text{GND}$ One Bit Toggling | $V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ | — | 0.6 | 2.2 | mA |
| | | | $V_{IN} = 3.4$ $V_{IN} = \text{GND}$ | | 0.9 | 3.2 | |
| | | $V_{CC} = \text{Max.}$ Outputs Open $f_i = 2.5\text{MHz}$ 50% Duty Cycle $\overline{OE} = T/\overline{R} = \text{GND}$ Eight Bits Toggling | $V_{IN} = V_{CC}$ $V_{IN} = \text{GND}$ | — | 1.2 | 3.4 ⁽⁵⁾ | |
| | | | $V_{IN} = 3.4$ $V_{IN} = \text{GND}$ | — | 3.2 | 11.4 ⁽⁵⁾ | |

NOTES:

- For conditions shown as Max. or Min., use appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient.
- Per TTL driven input ($V_{IN} = 3.4V$). All other inputs at V_{CC} or GND .
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_C = I_{QUIESCENT} + I_{INPUTS} + I_{DYNAMIC}$
 $I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_i N_i)$
 I_{CC} = Quiescent Current
 ΔI_{CC} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)
 D_H = Duty Cycle for TTL Inputs High
 N_T = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
 f_{CP} = Clock Frequency for Register Devices (Zero for Non-Register Devices)
 f_i = Input Frequency
 N_i = Number of Inputs at f_i
 All currents are in milliamps and all frequencies are in megahertz.

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - INDUSTRIAL (1)

| Symbol | Parameter | Condition ⁽¹⁾ | FCT2245T | | FCT2245AT | | FCT2245CT | | Unit |
|--------------------------------------|---|---|---------------------|------|---------------------|------|---------------------|------|------|
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay A to B, B to A | C _L = 50 pF R _L = 500Ω | 1.5 | 7 | 1.5 | 4.6 | 1.5 | 4.1 | ns |
| t _{PZH} t _{PZL} | Output Enable Time OE to A or B | | 1.5 | 9.5 | 1.5 | 6.2 | 1.5 | 5.8 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time OE to A or B | | 1.5 | 7.5 | 1.5 | 5 | 1.5 | 4.8 | ns |
| t _{PZH} t _{PZL} | Output Enable Time T/R to A or B ⁽³⁾ | | 1.5 | 9.5 | 1.5 | 6.2 | 1.5 | 5.8 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time T/R to A or B ⁽³⁾ | | 1.5 | 7.5 | 1.5 | 5 | 1.5 | 4.8 | ns |

SWITCHING CHARACTERISTICS OVER OPERATING RANGE - MILITARY (1)


| Symbol | Parameter | Condition ⁽¹⁾ | FCT2245T | | FCT2245AT | | FCT2245CT | | Unit |
|--------------------------------------|---|---|---------------------|------|---------------------|------|---------------------|------|------|
| | | | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | Min. ⁽²⁾ | Max. | |
| t _{PLH} t _{PHL} | Propagation Delay A to B, B to A | C _L = 50 pF R _L = 500Ω | 1.5 | 7.5 | 1.5 | 4.9 | 1.5 | 4.5 | ns |
| t _{PZH} t _{PZL} | Output Enable Time OE to A or B | | 1.5 | 10 | 1.5 | 6.5 | 1.5 | 6.2 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time OE to A or B | | 1.5 | 10 | 1.5 | 6 | 1.5 | 5.2 | ns |
| t _{PZH} t _{PZL} | Output Enable Time T/R to A or B ⁽³⁾ | | 1.5 | 10 | 1.5 | 6.5 | 1.5 | 6.2 | ns |
| t _{PHZ} t _{PLZ} | Output Disable Time T/R to A or B ⁽³⁾ | | 1.5 | 10 | 1.5 | 6 | 1.5 | 5.2 | ns |

NOTES:

1. See Test Circuit and Waveforms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not tested.

TEST CIRCUITS AND WAVEFORMS

TEST CIRCUITS FOR ALL OUTPUTS



SWITCH POSITION

| Test | Switch |
|-----------------|--------|
| Open Drain | Closed |
| Disable Low | |
| Enable Low | |
| All Other Tests | Open |


8-link

DEFINITIONS:


CL = Load capacitance: includes jig and probe capacitance.

RT = Termination resistance: should be equal to ZOUT of the Pulse Generator.


SET-UP, HOLD, AND RELEASE TIMES




PULSE WIDTH



PROPAGATION DELAY




ENABLE AND DISABLE TIMES



NOTES:

- Diagram shown for input Control Enable-LOW and input Control Disable-HIGH
- Pulse Generator for All Pulses: Rate $\leq 1.0\text{MHz}$; $t_f \leq 2.5\text{ns}$; $t_r \leq 2.5\text{ns}$

ORDERING INFORMATION



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
 www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.