

FEATURES

- 10Msps Throughput Rate
- No Pipeline Delay, No Cycle Latency
- 95.7dB SNR (Typ) at $f_{IN} = 1\text{MHz}$
- 102dB SFDR (Typ) at $f_{IN} = 1\text{MHz}$
- Nyquist Sampling Up to 5MHz Input
- Guaranteed 18-Bit, No Missing Codes
- $\pm 1.75\text{LSB}$ INL (Max)
- 8.192V_{P-P} Differential Inputs
- 5V and 2.5V Supplies
- Internal 20ppm/°C (Max) Reference
- Serial LVDS Interface
- 97mW Power Dissipation
- 32-Pin (5mm × 5mm) QFN Package

APPLICATIONS

- High Speed Data Acquisition
- Imaging
- Communications
- Control Loops
- Instrumentation
- ATE


DESCRIPTION

The **LTC[®]2386-18** is a low noise, high speed, 18-bit 10Msps successive approximation register (SAR) ADC ideally suited for a wide range of applications. The combination of excellent linearity and wide dynamic range makes the LTC2386-18 ideal for high speed imaging and instrumentation applications. No-latency operation provides a unique solution for high speed control loop applications. The very low distortion at high input frequencies enables communications applications requiring wide dynamic range and significant signal bandwidth.

To support high speed operation while minimizing the number of data lines, the LTC2386-18 features a serial LVDS digital interface. The LVDS interface has one-lane and two-lane output modes, allowing the user to optimize the interface data rate for each application.

LT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents, including 7705765, 8232905, 8810443. Other patents are pending.

TYPICAL APPLICATION



CONVERTER CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
	Resolution	●	18			Bits	
	No Missing Codes	●	18			Bits	
	Transition Noise			1.4		LSB_{RMS}	
INL	Integral Linearity Error	REFBUF = 4.096V (Notes 7, 9)	●	-1.75	±0.6	1.75	LSB
DNL	Differential Linearity Error		●	-0.9	±0.2	0.9	LSB
ZSE	Zero-Scale Error	(Note 8)	●	-10	±1.5	10	LSB
	Zero-Scale Error Drift			0.02			$\text{LSB}/^\circ\text{C}$
FSE	Full-Scale Error	REFBUF = 4.096V (REFBUF Overdriven) (Notes 8, 9) REFIN = 2.048V (REFIN Overdriven) (Note 8)	●	-20	±5	20	LSB
	Full-Scale Error Drift	REFBUF = 4.096V (REFBUF Overdriven) (Note 9) REFIN = 2.048V (REFIN Overdriven)	●	-160	±25	160	LSB
	Full-Scale Error Drift	REFBUF = 4.096V (REFBUF Overdriven) (Note 9) REFIN = 2.048V (REFIN Overdriven)			±0.1		$\text{ppm}/^\circ\text{C}$
					±1.5		$\text{ppm}/^\circ\text{C}$

DYNAMIC ACCURACY

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$ and $A_{\text{IN}} = -1\text{dBFS}$. (Notes 5, 10)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
SINAD	Signal-to-(Noise + Distortion) Ratio	$f_{\text{IN}} = 2\text{kHz}$	●	93.5	96		dB
		$f_{\text{IN}} = 1\text{MHz}$	●	92.6	94.6		dB
		$f_{\text{IN}} = 5\text{MHz}$			83		dB
SNR	Signal-to-Noise Ratio	$f_{\text{IN}} = 2\text{kHz}$	●	93.6	96.2		dB
		$f_{\text{IN}} = 1\text{MHz}$	●	93.2	95.7		dB
		$f_{\text{IN}} = 5\text{MHz}$			94.6		dB
THD	Total Harmonic Distortion (First Five Harmonics)	$f_{\text{IN}} = 2\text{kHz}$	●		-117	-108	dB
		$f_{\text{IN}} = 1\text{MHz}$	●		-101	-97	dB
		$f_{\text{IN}} = 5\text{MHz}$			-83		dB
SFDR	Spurious Free Dynamic Range	$f_{\text{IN}} = 2\text{kHz}$	●	107	119		dB
		$f_{\text{IN}} = 1\text{MHz}$	●	97	102		dB
		$f_{\text{IN}} = 5\text{MHz}$			84		dB
	-3dB Input Bandwidth			200		MHz	

INTERNAL REFERENCE CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
V_{REFIN}	Internal Reference Output Voltage	$I_{\text{OUT}} = 0\mu\text{A}$		2.043	2.048	2.053	V
	V_{REFIN} Temperature Coefficient	(Note 11)	●		±5	±20	$\text{ppm}/^\circ\text{C}$
	REFIN Output Impedance			15		$\text{k}\Omega$	
	V_{REFIN} Line Regulation	$V_{\text{DD}} = 4.75\text{V}$ to 5.25V		0.3		mV/V	
	REFIN Input Voltage Range	(REFIN Overdriven) (Note 6)	●	2.008	2.048	2.088	V

REFERENCE BUFFER CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{REFBUF}	Reference Buffer Output Voltage	$V_{\text{REFIN}} = 2.048\text{V}$	● 4.090	4.096	4.102	V
	REFBUF Input Voltage Range	(REFBUF Overdriven) (Notes 6, 9)	● 4.016	4.096	4.176	V
I_{REFBUF}	REFBUF Load Current	$V_{\text{REFBUF}} = 4.096\text{V}$ (REFBUF Overdriven) (Notes 9, 12) $V_{\text{REFBUF}} = 4.096\text{V}$, Sleep Mode (REFBUF Overdriven) (Note 9)	●	1.2 0.5	1.5	mA mA
V_{CM}	Common Mode Output	$V_{\text{REFBUF}} = 4.096\text{V}$, $I_{\text{OUT}} = 0\mu\text{A}$	● 2.028	2.048	2.068	V
	V_{CM} Output Impedance	$-1\text{mA} < I_{\text{OUT}} < 1\text{mA}$		15		Ω

DIGITAL INPUTS AND DIGITAL OUTPUTS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
PD, TESTPAT, TWOLANES						
V_{IH}	High Level Input Voltage	$V_{\text{DDL}} = 0V_{\text{DD}} = 2.5\text{V}$	● 1.7			V
V_{IL}	Low Level Input Voltage	$V_{\text{DDL}} = 0V_{\text{DD}} = 2.5\text{V}$	●		0.6	V
I_{IN}	Digital Input Current	$V_{\text{IN}} = 0\text{V}$ to 2.5V	● -10		10	μA
C_{IN}	Digital Input Capacitance			3		pF
CNV⁺, Single-Ended Convert Start Mode (CNV⁻ Tied to GND)						
V_{IH}	High Level Input Voltage	$V_{\text{DDL}} = 2.5\text{V}$	● 1.7			V
V_{IL}	Low Level Input Voltage	$V_{\text{DDL}} = 2.5\text{V}$	●		0.6	V
C_{IN}	Digital Input Capacitance			2		pF
CNV⁺/CNV⁻, Differential Convert Start Mode						
V_{ID}	Differential Input Voltage	(Note 13)	● 175	350	650	mV
V_{ICM}	Common Mode Input Voltage		● 0.8	1.25	1.7	V
CLK⁺/CLK⁻ (LVDS Clock Input)						
V_{ID}	Differential Input Voltage	(Note 13)	● 175	350	650	mV
V_{ICM}	Common Mode Input Voltage		● 0.8	1.25	1.7	V
DCO⁺/DCO⁻, DA⁺/DA⁻, DB⁺/DB⁻ (LVDS Outputs)						
V_{OD}	Differential Output Voltage	100 Ω Differential Load	● 247	350	454	mV
V_{OS}	Common Mode Output Voltage	100 Ω Differential Load	● 1.125	1.25	1.375	V

POWER REQUIREMENTS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{DD}	Supply Voltage	(Note 6)	● 4.75	5	5.25	V
V_{DDL}	Supply Voltage	(Note 6)	● 2.375	2.5	2.625	V
OV_{DD}	Supply Voltage	(Note 6)	● 2.375	2.5	2.625	V
I_{VDD}	Supply Current	10Msps Sample Rate	●	4	4.8	mA
I_{VDDL}	Supply Current	10Msps Sample Rate	●	22.5	25.6	mA
I_{OVDD}	Supply Current	10Msps Sample Rate	●	8.3	10	mA
$I_{\text{POWERDOWN}}$	Power-Down Mode Current	Power-Down Mode (I_{VDD})	●	1	20	μA
$I_{\text{POWERDOWN}}$	Power-Down Mode Current	Power-Down Mode ($I_{\text{VDDL}} + I_{\text{OVDD}}$)	●	2	250	μA
P_{D}	Power Dissipation	10Msps Sample Rate	●	97	113	mW
	Power-Down Mode	Power-Down Mode ($I_{\text{VDD}} + I_{\text{VDDL}} + I_{\text{OVDD}}$)	●	10	725	μW
I_{DIFFCNV}	Increase in I_{VDDL} with Differential CNV Mode Enabled (No Increase During Power-Down)			2.1		mA
I_{TWOLANE}	Increase in I_{OVDD} with Two-Lane Mode Enabled (No Increase During Power-Down)			3.6		mA

238618f

ADC TIMING CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
f_{SMPL}	Sampling Frequency		● 0.02		10	MSPS
t_{CONV}	CNV \uparrow to Output Data Ready		● 67	72	78	ns
t_{ACQ}	Acquisition Time			$t_{\text{CYC}} - 50$		ns
t_{CYC}	Time Between Conversions		● 100		50,000	ns
t_{CNVH}	CNV High Time	(Note 13)	● 5			ns
t_{CNVL}	CNV Low Time	(Note 13)	● 8			ns
t_{FIRSTCLK}	CNV \uparrow to First CLK \uparrow from the Same Conversion	(Note 13)	● 80			ns
t_{LASTCLK}	CNV \uparrow to Last CLK \downarrow from the Previous Conversion	(Note 13)	●		62	ns
t_{CLKH}	CLK High Time		● 1.25			ns
t_{CLKL}	CLK Low Time		● 1.25			ns
t_{CLKDCO}	CLK to DCO Delay	(Note 13)	● 0.7	1.3	2.3	ns
t_{CLKD}	CLK to DA/DB Delay	(Note 13)	● 0.7	1.3	2.3	ns
t_{SKEW}	DCO to DA/DB skew	$t_{\text{CLKD}} - t_{\text{CLKDCO}}$ (Note 13)	● -200	0	200	ps
t_{AP}	Sampling Delay Time	(Note 13)		0		ns
t_{JITTER}	Sampling Delay Jitter	(Note 13)		0.25		PSRMS

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to ground.

Note 3: When these pin voltages are taken below ground or above V_{DD} , V_{DDL} or OV_{DD} , they will be clamped by internal diodes. This product can handle input currents up to 100mA below ground or above V_{DD} , V_{DDL} or OV_{DD} without latchup.

Note 4: When this pin voltage is taken below ground, it will be clamped by an internal diode. When this pin voltage is taken above V_{DDL} , it is clamped by a diode in series with a 2k resistor. This product can handle input currents up to 100mA below ground without latchup.

Note 5: $V_{\text{DD}} = 5\text{V}$, $V_{\text{DDL}} = 2.5\text{V}$, $OV_{\text{DD}} = 2.5\text{V}$, $f_{\text{SMPL}} = 10\text{MHz}$, $\text{REFIN} = 2.048\text{V}$, single-ended CNV, one-lane output mode unless otherwise noted.

Note 6: Recommended operating conditions.

Note 7: Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 8: Zero-scale error is the offset voltage measured from -0.5LSB when the output code flickers between 00 0000 0000 0000 0000 and 11 1111 1111 1111 1111. Full-scale error is the worst-case deviation of the first and last code transitions from ideal and includes the effect of offset error.

Note 9: When REFBUF is overdriven, the internal reference buffer must be turned off by setting $\text{REFIN} = 0\text{V}$.










Note 10: All specifications in dB are referred to a full-scale $\pm V_{\text{REFBUF}}$ differential input.

Note 11: Temperature coefficient is calculated by dividing the maximum change in output voltage by the specified temperature range.

Note 12: $f_{\text{SMPL}} = 10\text{MHz}$, I_{REFBUF} varies linearly with sample rate.


Note 13: Guaranteed by design, not subject to test.

TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, $V_{DDL} = 2.5\text{V}$, $0V_{DD} = 2.5\text{V}$, $REF_{IN} = 2.048\text{V}$, $f_{SAMPL} = 10\text{MSPS}$, unless otherwise noted.




TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, $V_{DDL} = 2.5\text{V}$, $OV_{DD} = 2.5\text{V}$, $REF_{IN} = 2.048\text{V}$, $f_{SAMPL} = 10\text{MSPS}$, unless otherwise noted.

THD vs Input Frequency and Amplitude




238618 G09

SFDR vs Input Level, $f_{IN} = 2\text{kHz}$




238618 G10

SFDR vs Input Level, $f_{IN} = 1\text{MHz}$




238618 G11

SNR, SINAD vs Temperature, $f_{IN} = 2\text{kHz}$, -1dBFS




238618 G12

THD, Harmonics vs Temperature, $f_{IN} = 2\text{kHz}$, -1dBFS




238618 G13

INL/DNL vs Temperature




238618 G14

Full-Scale Error vs Temperature, $REF_{BUF} = 4.096\text{V}$




238618 G15

Zero-Scale Error vs Temperature



238618 G16


Supply Current vs Temperature



238618 G17

TYPICAL PERFORMANCE CHARACTERISTICS

$T_A = 25^\circ\text{C}$, $V_{DD} = 5\text{V}$, $V_{DDL} = 2.5\text{V}$, $OV_{DD} = 2.5\text{V}$, $REFIN = 2.048\text{V}$, $f_{SAMPL} = 10\text{MSPS}$, unless otherwise noted.



PIN FUNCTIONS

GND (Pins 1, 4, 10, 21, 26, 29): Ground. Connect to a solid ground plane in the PCB underneath the ADC.

IN^+ , IN^- (Pins 2, 3): Positive and Negative Differential Analog Inputs. The inputs must be driven differentially and 180° out of phase, with a common mode voltage of 2.048V. The differential input range is $\pm 4.096\text{V}$ (each input pin swings from 0V to 4.096V.)

REFGND (Pins 5, 6): Reference Ground. The two pins should be shorted together and connected to the reference bypass capacitor with a short, wide trace. In addition, connect the pins to the exposed pad (Pin 33). A suggested layout is shown in the ADC Reference section of the data sheet.

REFBUF (Pins 7, 8): Internal Reference Buffer Output. The output voltage of the internal $2\times$ gain reference buffer, nominally 4.096V, is provided on this pin. The two pins should be shorted together and bypassed to REFGND with a $10\mu\text{F}$ (X7R, 0805 size) ceramic capacitor. If the internal buffer is not required, tie REFIN to GND to power down the buffer and connect an external 4.096V reference to REFBUF.

REFIN (Pin 9): Internal Reference Output/Reference Buffer Input. The output voltage of the internal reference, nominally 2.048V, is output on this pin. An external reference

can be applied to REFIN if a more accurate reference is required. For increased filtering of reference noise, bypass this pin to GND using a $0.1\mu\text{F}$ or larger ceramic capacitor. If the internal reference buffer is not used, tie REFIN to GND to power down the buffer and connect an external buffered reference to REFBUF.

V_{DD} (Pins 11, 12): 5V Analog Power Supply. The range of V_{DD} is 4.75V to 5.25V. The two pins should be shorted together and bypassed to GND with $0.1\mu\text{F}$ and $10\mu\text{F}$ ceramic capacitors.


\overline{PD} (Pin 13): Digital input that enables power-down mode. When \overline{PD} is low, the LTC2386 enters power-down mode, and all circuitry (including the LVDS interface) is shut down. When \overline{PD} is high, the part operates normally. Logic levels are determined by OV_{DD} .

TESTPAT (Pin 14): Digital input that forces the LVDS data outputs to be a test pattern. When TESTPAT is high, the digital outputs are a test pattern. When TESTPAT is low, the digital outputs are the ADC conversion result. Logic levels are determined by OV_{DD} .

DB^-/DB^+ , DA^-/DA^+ (Pins 15/16, 17/18): Serial LVDS Data Outputs. In one-lane output mode, DB^-/DB^+ are not used and their LVDS driver is disabled to reduce power consumption.


TIMING DIAGRAM

One-Lane Output Mode



TIMING DIAGRAM

Two-Lane Output Mode




238618 TD02

OUTPUT DATA FROM SAMPLE N

OUTPUT DATA FROM SAMPLE N-1

OUTPUT DATA FROM SAMPLE N+1

TIMING DIAGRAM



APPLICATIONS INFORMATION

OVERVIEW

The LTC2386-18 is a low noise, high speed, 18-bit successive approximation register (SAR) ADC. Operating from 5V and 2.5V supplies, the LTC2386-18 has a fully differential $\pm 4.096\text{V}$ input range, making it ideal for applications that require a wide dynamic range. The LTC2386-18 achieves $\pm 1.75\text{LSB}$ INL (maximum), no missing codes at 18-bits and 96dB SNR (typical).

The LTC2386-18 includes a precision internal 2.048V reference, with a guaranteed 0.25% initial accuracy and a $\pm 20\text{ppm}/^\circ\text{C}$ (maximum) temperature coefficient, as well as an internal reference buffer. The LTC2386-18 also has a high speed serial LVDS interface that can output one or two bits at a time. The fast 10MSPS throughput with no pipeline latency makes the LTC2386-18 ideally suited for a wide variety of high speed applications. The LTC2386-18 dissipates only 97mW at 10MSPS and has a power-down mode to reduce the power consumption to $10\mu\text{W}$ during inactive periods.

CONVERTER OPERATION

The LTC2386-18 operates in two phases. During the acquisition phase, the sample capacitors are connected to the analog input pins IN^+ and IN^- to sample the differential analog input voltage. A rising edge on the CNV pin initiates a conversion. During the conversion phase, the ADC is sequenced through a successive approximation algorithm, comparing the sampled input with binary-weighted fractions of the reference voltage (e.g. $V_{\text{REFBUF}}/2$, $V_{\text{REFBUF}}/4$... $V_{\text{REFBUF}}/262144$) using a differential comparator. At the end of conversion, control logic prepares the 18-bit digital output code for serial transfer.

TRANSFER FUNCTION

The LTC2386-18 digitizes the full-scale voltage of $2 \times \text{REFBUF}$ into 2^{18} levels, resulting in an LSB size of $31.25\mu\text{V}$ with $\text{REFBUF} = 4.096\text{V}$. The output data is in two's complement format. The ideal transfer function is shown in Figure 1. The ideal offset binary transfer function can be obtained from the two's complement transfer function by inverting the most significant bit (MSB) of each output code.

APPLICATIONS INFORMATION




Figure 1. LTC2386-18 Transfer Function

ANALOG INPUTS

The LTC2386-18 has a fully differential $\pm 4.096\text{V}$ input range. The IN^+ and IN^- pins should be driven 180 degrees out-of-phase with respect to each other, centered around a common mode voltage $(\text{IN}^+ + \text{IN}^-)/2$ that is restricted to $(V_{\text{REFBUF}}/2 \pm 0.1\text{V})$. The ADC samples and digitizes the voltage difference between the two analog input pins ($\text{IN}^+ - \text{IN}^-$), and any unwanted signal that is common to both inputs is reduced by the common mode rejection ratio (CMRR) of the ADC. The analog inputs can be modeled by the equivalent circuit shown in Figure 2. The diodes and 10Ω resistors at the input provide ESD and overdrive protection. In the acquisition phase, each input sees approximately 18pF (C_{SAMPLE}) from the sampling capacitor in series with 28Ω (R_{ON}) from the on-resistance of the sampling switch. C_{PAR} is a lumped capacitance on the order of 2pF formed primarily of diode junctions.




Figure 2. Equivalent Circuit for the Differential Analog Inputs of the LTC2386-18

The inputs draw a small current spike while charging the C_{SAMPLE} capacitors during acquisition. This current spike is consistent and does not depend on the previously sampled input voltage. During conversion and power-down, the analog inputs draw only a small leakage current.

Input Drive Circuits

A low impedance source can directly drive the high impedance inputs of the LTC2386-18 without gain error. A high impedance source should be buffered to minimize settling time during acquisition and to optimize the distortion performance of the ADC. Minimizing settling time is important even for DC signals because the ADC inputs draw a current spike when entering acquisition.

For best performance, a buffer amplifier should be used to drive the analog inputs of the LTC2386-18. The amplifier provides low output impedance enabling fast settling of the analog signal during the acquisition phase. It also provides isolation between the signal source and the current spike drawn by the ADC inputs when entering acquisition.

The LTC2386-18 is optimized for pulsed inputs that are fully settled when sampled, or dynamic signals up to 7.5MHz . Input signals that change faster than 300mV/ns when they are sampled are not recommended. This is equivalent to an $8\text{V}_{\text{p-p}}$ sine wave at 12MHz .

Input Filtering

The noise and distortion of the buffer amplifier and other supporting circuitry must be considered since they add to the ADC noise and distortion. A buffer amplifier with low noise density must be selected to minimize SNR degradation. A filter network should be placed between the buffer output and ADC input to both minimize the noise contribution of the buffer and reduce disturbances reflected into the buffer from ADC sampling transients. A simple one-pole lowpass RC filter is sufficient for many applications. It is important that the RC time constant of this filter be small enough to allow the analog inputs to settle within the ADC acquisition time (t_{ACQ}), as insufficient settling can limit INL and THD performance.

High quality capacitors and resistors should be used in the RC filters since these components can add distortion. NPO type dielectric capacitors have excellent linearity.

238618f

APPLICATIONS INFORMATION

Carbon surface mount resistors can generate distortion from self-heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems.

Figure 3 shows a typical input drive circuit with an RC filter. The optimal values for R and C are application specific and may require experimentation. Setting $R = 24.9\Omega$ gives good performance over a wide range of conditions.




Figure 3. Typical Input Drive Circuit

The value for C_{FILT} involves a trade-off: larger values give better noise, and smaller values give better full-scale error. Figure 4 shows a range of capacitor values to consider as a starting point based on the sample rate.




Figure 4. Suggested Range of C_{FILT} Values vs Sample Rate

Input Currents

One of the biggest challenges in coupling an amplifier to the LTC2386-18 is in dealing with current spikes drawn by analog inputs at the start of each acquisition phase.

The analog inputs may be modeled as a switched capacitor load on the drive circuit. A drive circuit may rely partially on attenuating switched-capacitor current spikes with small filter capacitors placed directly at the ADC inputs and partially on the driver amplifier having sufficient bandwidth to recover from the residual disturbance. Amplifiers optimized for DC performance may not have sufficient bandwidth to fully recover at the ADC's maximum conversion rate, which can produce nonlinearity and other errors. Coupling filter circuits may be classified in two broad categories:

Fully Settled – This case is characterized by filter time constants and an overall settling time that are considerably shorter than the sample period. When acquisition begins, the coupling filter is disturbed. For a typical first order RC filter, the disturbance will look like an initial step with an exponential decay. The amplifier will have its own response to the disturbance, which may include ringing. If the input settles completely (to within the accuracy of the LTC2386-18), the disturbance will not contribute any error.

Partially Settled – In this case, the beginning of acquisition causes a disturbance of the coupling filter, which then begins to settle out towards the nominal input voltage. However, acquisition ends (and the conversion begins) before the input settles to its final value. This generally produces a gain error, but as long as the settling is linear, no distortion is produced. The coupling filter's response is affected by the amplifier's output impedance and other parameters. A linear settling response to fast switched-capacitor current spikes can NOT always be assumed for precision, low bandwidth amplifiers. The coupling filter serves to attenuate the current spikes' high-frequency energy before it reaches the amplifier.

APPLICATIONS INFORMATION

ADC REFERENCE

The internal reference circuitry of the LTC2386-18 is shown in Figure 5. There is a low noise, low drift (20ppm/°C), bandgap reference connected to REFIN (Pin 9). An internal reference buffer gains the REFIN voltage by 2× to 4.096V at REFBUF (Pins 7, 8). The voltage difference between REFBUF and REFGND determines the full-scale input range of the ADC. The reference and reference buffer can also be externally driven if desired.




Figure 5. LTC2386-18 Internal Reference Circuitry

Internal Reference with Internal Reference Buffer

To use the internal reference and internal reference buffer, bypass REFIN to GND with a 0.1µF ceramic capacitor (Figure 6). Bypass REFBUF to REFGND with a single 10µF (X7R, 0805 size) ceramic capacitor. The REFBUF capacitor should be as close as possible to the LTC2386-18 package to minimize wiring inductance. Do not place this capacitor on the opposite side of the board. Adding a second, smaller capacitor in parallel with the 10µF may degrade performance and is not recommended.




Figure 6. Configuration for Using the Internal Reference

Figure 7 shows a suggested layout for the REFBUF capacitor. The capacitor should be connected to REFBUF and REFGND through short, wide traces. REFGND should also be connected with a wide trace to the grounded exposed pad (Pin 33).




Figure 7. Suggested REFBUF Bypass Capacitor Layout

APPLICATIONS INFORMATION

External Reference with Internal Reference Buffer

If more accuracy and/or lower drift is desired, REFIN can be directly overdriven by an external 2.048V reference as shown in Figure 8. Linear Technology offers a portfolio of high performance references designed to meet the needs of many applications. With its small size, low power, and high accuracy, the LTC6655-2.048 is well suited for use with the LTC2386-18 when overdriving the internal reference. The LTC6655-2.048 offers 0.025% (max) initial accuracy and 2ppm/°C (max) temperature coefficient for high precision applications. Bypassing the LTC6655-2.048 with a 2.7µF to 10µF ceramic capacitor close to the REFIN pin is recommended.




Figure 8. Using the LTC6655-2.048 as an External Reference

External Reference Buffer

The internal reference buffer can also be overdriven with an external 4.096V reference at REFBUF as shown in Figure 9. To do so, REFIN must be grounded to disable the reference buffer. The external reference must have a fast transient response and be able to drive the 0.5mA to 1.2mA load at the REFBUF pin. The LTC6655-4.096 is recommended when overdriving REFBUF.




Figure 9. Overdriving REFBUF Using the LTC6655-4.096

Common Mode Output

The V_{CM} pin is an output that provides one-half the voltage present on the REFBUF pin. This voltage can be used to set the common mode of a differential amplifier driving the analog inputs. Bypass V_{CM} to GND with a 0.1µF ceramic capacitor. If V_{CM} is not used it can be left floating, but the parasitic capacitance on the pin needs to be under 10pF.

The V_{CM} output has 1/f noise which for most driver circuits will be removed by the ADC common mode rejection ratio. V_{CM} is not recommended for single-ended to differential circuits that pass the V_{CM} noise to only one ADC input.

DYNAMIC PERFORMANCE

Fast Fourier Transform (FFT) techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the fundamental. The LTC2386-18 provides guaranteed tested limits for both AC distortion and noise measurements.

APPLICATIONS INFORMATION

Signal-to-Noise and Distortion Ratio (SINAD)

The signal-to-noise and distortion ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components at the A/D output. The output is band-limited to frequencies from above DC and below half the sampling frequency. Figure 10 shows that the LTC2386-18 achieves a typical SINAD of 96.1dB at a 10MHz sampling rate with a 2kHz input.

Signal-to-Noise Ratio (SNR)

The signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components except the first five harmonics and DC. Figure 10 shows that the LTC2386-18 achieves a typical SNR of 96.2dB at a 10MHz sampling rate with a 2kHz input.

Total Harmonic Distortion (THD)

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency ($f_{SAMPL}/2$). THD is expressed as:

$$THD = 20 \log \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + \dots + V_n^2}}{V_1}$$

where V_1 is the RMS amplitude of the fundamental frequency and V_2 through V_n are the amplitudes of the second through nth harmonics. Figure 10 shows that the LTC2386-18 achieves a typical THD of -117dB at a 10MHz sampling rate with a 2kHz input.




Figure 10. 32k Point FFT of the LTC2386-18, $f_{SAMPL} = 10\text{Msps}$, $f_{IN} = 2\text{kHz}$

POWER CONSIDERATIONS

The LTC2386-18 requires three power supplies: V_{DD} (5V), V_{DDL} (2.5V), and OV_{DD} (2.5V). Bypass V_{DD} to GND with a 0.1 μF ceramic capacitor close to the pair of pins and a 10 μF ceramic capacitor in parallel. Bypass V_{DDL} to GND with a 0.1 μF ceramic capacitor close to the pair of pins and a 10 μF ceramic capacitor in parallel. OV_{DD} can come from the same source as V_{DDL} but it should be isolated by a ferrite bead and have its own 0.1 μF bypass capacitor.

Power Supply Sequencing

The LTC2386-18 does not have any specific power supply sequencing requirements. Care should be taken to adhere to the maximum voltage relationships described in the Absolute Maximum Ratings section. The LTC2386-18 has a power-on-reset (POR) circuit that will reset the LTC2386-18 at initial power-up or whenever V_{DD} or V_{DDL} drops well below their minimum values. Once the supply voltage re-enters the nominal supply voltage range, the POR will reinitialize the ADC.

APPLICATIONS INFORMATION

Power-Down Mode

When \overline{PD} is pulled low, LTC2386-18 enters power-down mode. In this state, all internal functions, including the reference and LVDS outputs, are turned off and subsequent conversion requests are ignored. The power consumption drops to a typical value of $10\mu\text{W}$. This mode can be used if the LTC2386-18 is inactive for a long period of time and the user wants to minimize power dissipation.

The amount of time required to recover from power-down mode depends on how REFBUF is configured. When using the internal reference buffer with a $10\mu\text{F}$ bypass capacitor, the ADC will stabilize after 20ms. If REFBUF is externally driven, the recovery time can be significantly less.

TIMING AND CONTROL

CNV Timing

The LTC2386-18 conversion is controlled by the CNV^+ and CNV^- inputs. $\text{CNV}^+/\text{CNV}^-$ can be driven directly with an LVDS signal. Alternatively, CNV^+ can be driven with a 0V to 2.5V CMOS signal when CNV^- is tied to GND. A rising edge on CNV^+ will sample the analog inputs and start a conversion. The pulse width of CNV^+ should meet the t_{CNVH} and t_{CNVL} specifications in the timing table.

After the LTC2386-18 is powered on, or exits power-down mode, conversion data is invalid for the first two conversion cycles. Subsequent results are accurate as long as the time between conversions meets the t_{CYC} specification.

If the analog input signal has not completely settled when it is sampled, the ADC noise performance will be affected by jitter on the rising edge of CNV^+ . In this case the rising edge of CNV^+ should be driven by a clean low jitter signal. Note that the ADC is less sensitive to jitter on the falling edge of CNV^+ .

In applications that are insensitive to jitter, CNV can be driven directly from an FPGA.

Internal Conversion Clock

The LTC2386-18 has an internal clock that is trimmed to achieve a maximum conversion time of 78ns. With a typical acquisition time of 50ns, throughput performance of 10Msps is guaranteed.

DIGITAL INTERFACE

The LTC2386-18 has a serial LVDS digital interface that is easy to connect to an FPGA. Three LVDS pairs are required: CLK^\pm , DCO^\pm , and DA^\pm . A fourth LVDS pair, DB^\pm , is optional (Figure 11).




Figure 11. Digital Output Interface to an FPGA

APPLICATIONS INFORMATION

The LVDS signals should be routed on the PC board as 100Ω differential transmission lines and terminated at the receiver with 100Ω resistors.

A conversion is started by the rising edge of CNV⁺. When the conversion is complete, the most-significant data bit is output on DA[±]. Data is then ready to be shifted out by applying a burst of nine clock pulses to the CLK[±] input. The data on DA[±] is updated by every edge of CLK[±]. An echoed version of CLK[±] is output on DCO[±]. The edges of DA[±] and DCO[±] are aligned, so DCO[±] can be used to latch DA[±] in the FPGA. The timing of a single conversion is shown in Figure 12.

Data must be clocked out after the current conversion is complete, and before the next conversion finishes. The valid time window for clocking out data is shown in Figure 13. Note that it is allowed to be still clocking out data when the next conversion begins.

Two-Lane Output Mode

At high sample rates the required LVDS interface data rate can reach >300Mbps. Most FPGAs can support this, but if a lower data rate is desired, the two-lane output mode can be used. When the TWOLANES input pin is tied high, the optional LVDS output DB[±] is enabled, and data is out-




Figure 12. Valid Time Window for Clocking Out Data




Figure 13. Timing Diagram for a Single Conversion in One-Lane Mode

APPLICATIONS INFORMATION

put two bits at a time on DA[±] and DB[±]. Enabling the DB[±] output increases the supply current from OV_{DD} by about 3.6mA. In two-lane mode, five clock pulses are required for CLK[±] (see Timing Diagrams).

Output Test Patterns

To allow in-circuit testing of the digital interface to the ADC, there is a test mode that forces the ADC data outputs to known values:

One-Lane Mode: 10 1000 0001 1111 1100

Two-Lane Mode: 11 0011 0000 1111 1100

The test pattern is enabled when the TESTPAT pin is brought high.

BOARD LAYOUT

The LTC2386-18 requires a printed circuit board with a clean unbroken ground plane. A multilayer board with an internal ground plane in the first layer beneath the ADC is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

High quality ceramic bypass capacitors should be used at the V_{DD}, V_{DDL}, OV_{DD}, V_{CM}, REFIN, and REFBUF pins. Bypass capacitors must be located as close to the pins as possible. Size 0402 ceramic capacitors are recommended

(except for REFBUF). The traces connecting the pins and bypass capacitors must be kept short and should be made as wide as possible.

Of particular importance is the capacitor between REFBUF and REFGND, which should be a 10μF (X7R, 0805 size) ceramic capacitor. This capacitor should be on the same side of the circuit board as the ADC, and as close to the device as possible. Adding a second, smaller capacitor in parallel with the 10μF may degrade performance and is not recommended.

The analog inputs, convert start, and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

Exposed Package Pad

For good electrical and thermal performance, the exposed pad on the bottom of the package must be soldered to a large grounded pad on the PC board. This pad should be connected to the internal ground planes by an array of vias.


Mechanical Stress Shift

The mechanical stress of mounting a part to a board can cause subtle changes to the SNR and internal voltage reference. The best soldering method is to use IR reflow or convection soldering with a controlled temperature profile. Hand soldering with a heat gun or a soldering iron is not recommended.



PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/product/LTC2386-18#packaging> for the most recent package drawings.

UH Package
32-Lead Plastic QFN (5mm × 5mm)
 (Reference LTC DWG # 05-08-1693 Rev D)




RECOMMENDED SOLDER PAD LAYOUT
 APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED




- NOTE:
1. DRAWING PROPOSED TO BE A JEDEC PACKAGE OUTLINE MO-220 VARIATION WHHD-(X) (TO BE APPROVED)
 2. DRAWING NOT TO SCALE
 3. ALL DIMENSIONS ARE IN MILLIMETERS
 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE
 5. EXPOSED PAD SHALL BE SOLDER PLATED
 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

TYPICAL APPLICATION


Input Drive Circuit with Low Distortion Up to 1MHz




32k Point FFT, $f_{\text{SAMPL}} = 10\text{Mpsps}$, $f_{\text{IN}} = 50\text{kHz}$



Low Power, Low Noise Input Drive Circuit for Signals Up to 8kHz



128k Point FFT, $f_{\text{SAMPL}} = 10\text{Mpsps}$, $f_{\text{IN}} = 8\text{kHz}$ (Zoomed View)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
ADCs		
LTC2378-20	20-Bit, 1Msps, Low Power SAR ADC	104dB SNR, -125dB THD, 21mW at 1Msps
LTC2387-18	18-Bit, 15Msps SAR ADC	95.7dB SNR, 102dB SFDR, ±3LSB INL (Max)
LTC2271	16-Bit, 20Msps Serial Dual ADC	84.1dB SNR, 99dB SFDR, 92mW per Channel
References		
LTC6655	Precision Low Drift Low Noise Buffered Reference	5V/2.5V/2.048V/1.2V, 2ppm/°C, 0.25ppm Peak-to-Peak Noise, MSOP-8 Package
LTC6652	Precision Low Drift Low Noise Buffered Reference	5V/2.5V/2.048V/1.2V, 5ppm/°C, 2.1ppm Peak-to-Peak Noise, MSOP-8 Package
Amplifiers		
LT6200	Low Noise Op-Amp	0.95nV/√Hz, Up to 1.6GHz GBW

238618f