

- **Correlated Double Sampling (CDS), AGC and High Speed 10-Bit ADC in a Single Package**
- **5-V Analog Power Supply and 3.3-V Digital Power Supply**
- **Power Down Mode**
- **56-Pin TSSOP (DGG) Package with Multichip Module Assembly for Isolation**

CDS/AGC

- **AGC Gain Range of 5 dB to 39 dB**
- **Black Level Clamp Circuit**
- **Direct Connection to ADC Input**
- **Voltage Reference for ADC**

Analog-to-Digital Converter

- **10-Bit Resolution**
- **Maximum Conversion Rate . . . 20 MSPS (MIN)**
- **Differential Nonlinearity . . . 0.75 LSB (TYP)**
- **Analog Input Voltage Range of 2 Vp-p**
- **3.3 V CMOS Digital Interface**

Applications

- **PC Camera**
- **Digital Camera**
- **Camcorder**
- **CCD Scanner**

DGG PACKAGE (TOP VIEW)

SHV	1	56	SHR
GND1	2	55	VCC1
BLK-PULSE	3	54	CLP2
OFFSET	4	53	DATA-IN
VCC3	5	52	PIN
DRIVE-OUT	6	51	AGCGAIN
GND3	7	50	OBCLP
CDS-STBY	8	49	AGCCLP
VRB-OUT	9	48	SH-PULSE
VRT-OUT	10	47	GND2
A-SUB	11	46	VCC2
D-SUB	12	45	A-SUB
DVSS	13	44	DVDD
D0	14	43	AVSS
D1	15	42	AVSS
D2	16	41	VIN
D3	17	40	D-SUB
D4	18	39	AVSS
DVSS	19	38	VRB-IN
DVDD	20	37	VRB-IN
D5	21	36	VRT-IN
D6	22	35	VRT-IN
D7	23	34	AVSS
D8	24	33	AVDD
D9	25	32	AVDD
RESET	26	31	AD-STBY
DVSS	27	30	OE
AVDD	28	29	CLK

description

The TLC976 is a multichip module (MCM) subsystem designed for interfacing Charge-Coupled Device (CCD) in camcorder and digital camera systems. The TLC976 includes correlated double sampler (CDS), automatic gain control (AGC), black level clamp circuit, 10 bit, 20 MSPS analog-to-digital converter (ADC), and internal reference voltage generator for ADC.

The CDS/AGC can be connected directly to the ADC input or a separate signal can be connected directly to the ADC input. A power-down mode is provided.

Assembled using the MCM process, the TLC976 provides isolation between the noisy digital domain and the noise sensitive analog signals. The CDS/PGA, black level clamps are on one die and the ADC is on a separate die. The separate dies significantly reduce the substrate noise to the analog section.

The TLC976 comes in a 56-pin TSSOP package with 0,50 mm pin pitch. This is about 25% smaller than using two separate 32-pin quad flat packs (QFP).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1998, Texas Instruments Incorporated

TLC976C 10-BIT, 20 MSPS, AREA CCD SIGNAL PROCESSOR

SLAS193 – OCTOBER 1998

functional block diagram



TLC976C 10-BIT, 20 MSPS, AREA CCD SIGNAL PROCESSOR

SLAS193 – OCTOBER 1998

Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
AD-STBY	31	I	ADC standby mode L level in operation H level in standby mode
AGCCLP	49	I	AGC clamp capacitor (connect 0.1 μ F to GND)
AGCGAIN	51	I	AGC gain control
A-SUB	11, 45		Analog GND
AVDD	28, 32, 33		ADC analog power supply
AVSS	34, 39, 42, 43		Analog GND for ADC
BLK-PULSE	3	I	DRIVE-OUT terminal is clamped to 1.66 V internally when BLK-PULSE = L.
CDS-STBY	8	I	CDS/AGC standby mode control L level in operation H level in standby mode
CLK	29	I	CLK input for ADC
CLP2	54	I	CCD signal clamp control input
D0–D9	14–18, 21–25	O	Digital data output, D0 (pin 14): LSB, D9 (pin 25): MSB
DATA-IN	53	I	CCD signal input
DRIVE-OUT	6	O	CDS/AGC output
D-SUB	12, 40		Analog GND
DVDD	20, 44		ADC digital power supply
DVSS	13, 19, 27		Digital GND for ADC
GND1	2	I	CDS/AGC analog GND
GND2	47		CDS/AGC analog GND
GND3	7		GND for CDS output circuit
OBCLP	50	I	Control input for clamping optical black level after AGC
$\overline{\text{OE}}$	30	I	ADC output enable L level in operation H level in Hi-Z
OFFSET	4	I	CDS/AGC output offset control: DC voltage at OFFSET pin DRIVE-OUT offset 0 V –450 mV 0.5 V –280 mV 3 V 550 mV
PIN	52	I	CCD signal input
RESET	26	I	Reset for calibration circuit. Restart of startup calibration.
SHV	1	I	CCD signal level sample clock input
SH-PULSE	48	I	Sample and hold pulse input
SHR	56	I	CCD reset level sample clock input
VCC1	55		CDS/AGC analog power supply
VCC2	46		CDS/AGC analog power supply
VCC3	5		CDS/AGC analog power supply
VIN	41	I	ADC analog signal input
VRB-OUT	9	O	ADC bottom reference voltage output (1.5 V typ)
VRB-IN	37, 38	I	Connect to VRB-OUT
VRT-OUT	10	O	ADC top reference voltage output (3.5 V typ)
VRT-IN	35, 36	I	Connect to VRT-OUT

TLC976C

10-BIT, 20 MSPS, AREA CCD SIGNAL PROCESSOR

SLAS193 – OCTOBER 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Analog supply voltage, VCC1, VCC2, VCC3, AVDD (see Note 1)	-0.4 V to 7 V
Digital supply voltage, DVDD (see Note 1)	-0.4 V to 7 V
Analog input voltage range, V _I	-0.4 V to AVCC1, 2,3 + 0.5 V
Continuous total power dissipation (see Note 2)	1344 mW
Storage temperature range, T _{stg}	-65°C to 150°C
Lead temperature soldering 1,6 mm (1/16 inch) from case for 10 seconds	260°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltages are with respect to GND.
 2. For operation above 25°C free-air temperature, derate linearly at the rate of 10.75 mW/°C.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Analog supply voltage, VCC1, VCC2, VCC3, AVDD	4.75	5	5.25	V
ADC digital output supply voltage, DVDD	3	3.3	3.6	V
Difference, AGND to DGND	-100		100	mV
High-level input voltage	2			V
Low-level input voltage			0.8	V
ADC analog input voltage full scale range	2			V
ADC CLK pulse width	High level	25		ns
	Low level	25		
Operating temperature	0		70	°C

electrical characteristics over recommended operating junction temperature range, AVCC = VCC1–3 = 4.75 V, DVDD = 3.3 V, VRT = 3.5 V, VRB = 1.5 V, Fs = 20 MSPS, T_A = 25°C (unless otherwise noted)

total device

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CDS/AGC supply current	AGCGAIN = 0 V, VRT = VRB = Open, STBY = 0 V		30	38	mA
ADC supply current	Digital supply		3	6	mA
	Analog supply	NTSC ramp input	32	35	
CDS/AGC standby current	CDS-STBY = High		5.6	11	mA
ADC standby current	AD-STBY = HIGH, CDS STBY = HIGH, (VIN = VRT-IN = VRB-IN = Hi-Z)		0.5	1	mA



electrical characteristics over recommended operating junction temperature range,
 $AVCC = VCC1-3 = 4.75\text{ V}$, $DVDD = 3.3\text{ V}$, $VRT = 3.5\text{ V}$, $VRB = 1.5\text{ V}$, $F_s = 20\text{ MSPS}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted) (continued)

CDS input/AGC

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input signal clamp voltage			2.7			V
Input current for SHR, SHV, CLP2	High input	$V_{IN} = 3\text{ V}$	1			A
	Low input	$V_{IN} = 0\text{ V}$	-1			μA
AGC gain	Minimum	$AGCGAIN = 0\text{ V}$	5 7			dB
	Maximum	$AGCGAIN = 3\text{ V}$	34	37	39	
High-level input current, OBCLP, BLK pulse			1			μA
Low-level input current, OBCLP, BLK pulse			-1			μA
CDS input clock frequency			20			MHz

driver output

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output offset voltage	High	OFFSET = 3 V	0.55 0.65			V
	Low	OFFSET = 0 V	-0.35	-0.45		V
Internal black level			1.36	1.66	1.96	V
Nominal signal voltage at DRIVE-OUT			2			V _{p-p}

reference voltage

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
VRT output voltage	300 Ω , $AVDD = VCC1-3 = 4.75\text{ V}$	3.47	3.50	3.53	V
VRB output voltage		1.45	1.50	1.55	V

TLC976C

10-BIT, 20 MSPS, AREA CCD SIGNAL PROCESSOR

SLAS193 – OCTOBER 1998

electrical characteristics over recommended operating junction temperature range, AVCC = VCC1–3 = 4.75 V, DVDD = 3.3 V, VRT = 3.5 V, VRB = 1.5 V, Fs = 20 MSPS, TA = 25°C (unless otherwise noted) (continued)

A/D converter

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Integral non-linearity	Fs = 20 MSPS, VIN = 1.8 V – 3.8 V		±1.5	±2.5	LSB
Differential non-linearity			±0.75	±1.25	LSB
Analog input capacitance			10		pF
Reference voltage output current			6.5		mA
Reference voltage output impedance	(VRT IN – VRB IN)		300		Ω
Zero scale offset error			20		mV
Full scale offset error			20		mV
High-level input current	DVDD = MAX, VIH = DVDD			10	μA
Low-level input current	DVDD = MAX, VIL = 0 V			10	μA
High-level output current	OE = GND, VOH = DVDD – 0.5 V, DVDD = MIN,		3		mA
Low-level output current	OE = GND, VOL = 0.4 V, DVDD = MIN,		5		mA
High-level output voltage	DVDD = 3 V – 5.25 V, IOH = 2 mA	VDD–0.7V			V
Low-level output voltage	DVDD = 3 V – 5.25 V, IOL = 1 mA			0.8	V
High-level output leakage current	OE = DVDD, VOH = DVDD, DVDD = MAX,			1	μA
Low-level output leakage current	OE = DVDD, VOL = 0 V, DVDD = MIN,			1	μA
Automatic starting calibration voltage	DVDD–DGND		2.5		V
	VRT–VRB		1		

A/D converter operating characteristics

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Sampling rate	VIN = 1.8 V – 3.8 V, Fin = 1 kHz ramp	0.5		20	MSPS
Analog input bandwidth (–3 dB)			10		MHz
Data output, propagation delay	CL = 20 pF	15		ns	
Differential gain	NTSC 40 IRE mod ramp, FS = 14.3 MSPS		1%		
Differential phase			0.3		Degree
Sampling delay time			5		ns
Signal to noise ratio	Fin = 1 MHz		55		dB



TYPICAL CHARACTERISTICS




Figure 1. AGC Characteristics




Figure 2. OFFSET IN Terminal Input/Output Characteristics

TLC976C 10-BIT, 20 MSPS, AREA CCD SIGNAL PROCESSOR

SLAS193 – OCTOBER 1998

TYPICAL OPERATION





Figure 3. CCD Input Mode Timing Diagram

APPLICATION INFORMATION



NOTE A: A-SUB and D-SUB should be connected to Analog GND.

Figure 4. Typical Connection Diagram


Table 1. Standby, Output Enable

PIN	PIN NAME	FUNCTION	OPERATION	STAND-BY OR DISABLE
8	CDS-STBY	Standby mode for CDS/AGC	L	H
31	AD-STBY	Standby mode for AD converter	L	H
30	OE	AD output	L	H

TLC976C 10-BIT, 20 MSPS, AREA CCD SIGNAL PROCESSOR

SLAS193 – OCTOBER 1998

APPLICATION INFORMATION



NOTE A: The 0.1 μF capacitors are necessary when you need to protect the noise.

Figure 5. Typical Application

PRINCIPLES OF OPERATION

CDS/AGC signal processor

The output from the CCD sensor is first fed to a correlated double sampler (CDS). The CCD signal is sampled and held during both the reset reference interval and the video signal interval. By subtracting two resulting voltage levels, the CDS removes low frequency noise from the output of the CCD sensor. Two sample/hold control pulses (SHR and SHV) are required to perform the CDS function.

The CCD output is capacitively coupled to the TLC976. The AC coupling capacitor is clamped to establish proper dc bias during the dummy pixel interval by the CLP2 input. The bias at the input to the TLC976 is set to 2.7 V at $V_{CC} = 4.75$ V. Normally, the CLP2 is applied at the sensor's line rate.

The signal is sent to AGC after the CDS function is complete. The AGC gain can be adjusted from 5 dB to 39 dB by applying variable dc voltage from 0 V to 3 V at the AGCGAIN terminal.

A low-pass filter is installed at the AGC output to improve signal-to-noise ratio. After its output settles, it is sampled and held by the SH-PULSE input for digitization. The SH-PULSE should synchronize with the ADC clock.

The basic black level reference is established by clamping the AGC output to 1.66 V internally by the OBCLP input during the optical black pixel period. A capacitor of 0.1 μ F should be connected to the AGCCLP pin.

To prevent the black level from falling below the basic black level (1.66 V) during the blanking period, the AGC output level is kept at 1.66 V by the BLK PULSE input. It is recommended that the BLK PULSE be kept low during the entire blanking period.

The DRV block drives the ADC and adjusts the signal offset at the DRIVE OUT output. The offset can be adjusted from -450 mV to 550 mV by applying control voltage on the OFFSET pin.

The VRT (3.5 V) and VRB (1.5 V) outputs provide voltage references for the ADC. They should be connected to the VRT-IN and VRB-IN input pins externally.

analog-to-digital converter (ADC)

The A/D in the TLC976 performs high-speed analog-to-digital conversion with 10-bit resolution using semi-flash technique. The latency of the data output valid is 2.5 clocks.

Table 2. ADC Output Code

INPUT VOLTAGE	STEPS	DIGITAL OUTPUT CODE	
		MSB	LSB
VRT	0	1111111111	
•	•	•	
•	•	•	
•	•	•	
•	•	•	
•	511	1000000000	
•	512	0111111111	
•	•	•	
•	•	•	
•	•	•	
•	•	•	
VRB	1023	0000000000	

PRINCIPLES OF OPERATION




Figure 6. ADC Operation Sequence

PRINCIPLES OF OPERATION

ADC internal calibration

start-up calibration at power up

After power is turned on, the start-up calibration starts under the following conditions:

1. The voltage between VRT and VRB is over 1 V when the voltage between AVDD and AVSS is over 2.5 V.
2. The voltage between DVDD and DVSS is over 2.5 V.
3. The RESET terminal (pin 26) is high.
4. The AD-STBY terminal (pin 31) is low.

The calibration sequence starts after condition 2 is met (see Figure 7). The following equation calculates the time required for the start-up calibration after the above conditions are met.

$$\text{Start-up calibration time} = \text{main clock pulse period} \times 16 \times 16384$$

For example, if the main clock frequency is 15 MHz, the time required for startup calibration is 17.5 ms.




Figure 7. Start-Up Calibration

PRINCIPLES OF OPERATION

start-up calibration using RESET terminal

If start-up characteristics are not stable, the start-up calibration can be performed using the AD-STBY terminal (pin 31) or the RESET terminal (pin 26). Start-up calibration can be initiated properly by connecting RC components to the RESET pin as shown in Figure 8. The RC components delay the start-up until the supply voltage stabilizes.





Figure 8. Start-Up Calibration Using RESET Terminal

MECHANICAL DATA

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PIN SHOWN



- NOTES: B. All linear dimensions are in millimeters.
 C. This drawing is subject to change without notice.
 D. Body dimensions do not include mold protrusion not to exceed 0,15.
 E. Falls within JEDEC MO-153

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
TLC976CDGG	OBSOLETE	TSSOP	DGG	56		TBD	Call TI	Call TI
TLC976CDGGR	OBSOLETE	TSSOP	DGG	56		TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265