

6.25-Gbps Cable and PC Board Equalizer

Check for Samples: TLK6201EA

FEATURES

- Multirate Operation up to 6.25 Gbps
- Compensates for up to 13-dB Loss on the Receive Side and up to 12-dB Loss on the Transmit Side at 3.125 GHz
- Suitable to Receive and Transmit 6.25-Gbps
 Data Over up to 60 Inches (1.5 Meters) of FR4
 PC Boards
- Suitable to Receive and Transmit 6.25-Gbps Data Over up to 63 Feet (19.2 Meters) of 24-AWG Cable
- Ultralow Power Consumption
- Input Offset Cancellation
- · High Input Dynamic Range
- · Output Disable/Squelch Function
- Loss of Signal Detection
- Output Swing Select
- · Output De-Emphasis Select
- · Output Polarity Select
- CML Data Outputs
- Single 3.3-V Supply
- Surface-Mount, Small-Footprint, 3-mm × 3-mm, 16-Pin QFN Package

APPLICATIONS

- High-Speed Links in Communication and Data Systems
- Backplane, Daughtercard, and Cable Interconnects for PCI Express, InfiniBand, SAS, CEI, XAUI, Fibre Channel, and Ethernet

DESCRIPTION

The TLK6201EA is a versatile, high-speed, limiting equalizer for applications in digital high-speed links with data rates up to 6.25 Gbps.

This device provides a high-frequency boost of 13 dB on the received data at 3.125 GHz, as well as sufficient gain to ensure a fully differential output swing for input signals as low as 100 mVp-p (at the input of a lossy interconnect line).

Four de-emphasis levels can be selected on the transmit side to provide up to 12 dB of additional high-frequency loss compensation.

The high input-signal dynamic range ensures low-jitter output signals even when overdriven with input signal swings as high as 2000 mVp-p.

The TLK6201EA implements fixed loss-of-signal detection, which can be used to implement a squelch function by connecting the LOS output to the adjacent DIS input.

The TLK6201EA is available in a small-footprint, 3-mm × 3-mm, 16-pin QFN package. It requires a single 3.3-V supply.

This power-efficient equalizer is characterized for operation from -40°C to 85°C.







These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

BLOCK DIAGRAM

A simplified block diagram of the TLK6201EA is shown in Figure 1. This compact, low-power, 6.25-Gbps equalizer consists of a high-speed data path with offset cancellation circuitry, a loss-of-signal detection block, and a band-gap voltage reference and bias current generation block. The equalizer requires a single 3.3-V ±10% supply voltage. All circuit parts are described in detail as follows.




Figure 1. Simplified Block Diagram of the TLK6201EA

HIGH-SPEED DATA PATH

The high-speed data signal with frequency-dependent loss is applied to the data path by means of the input signal pins DIN+/DIN-. The data path consists of the fixed equalizer input stage, three gain stages which provide the required gain to ensure a limited-output signal, and an output buffer stage. The equalized and amplified data output signal is available at the output pins DOUT+/DOUT-, which provide $2 \times 50-\Omega$ back-termination to VCC. The output stage also includes a data polarity-switching function, which is controlled by the POL input, and a disable function, controlled by the signal applied to the DIS input pin.

The output swing can be increased 50% by applying a high-level signal to the SWG pin.

Up to 12 dB of output signal de-emphasis can be selected using the pins DE0 and DE1.

An offset cancellation compensates the inevitable internal offset voltages and thus ensures proper operation even for very small input data signals.

The low-frequency cutoff is as low as 3.5 kHz with the built-in filter capacitor. For applications which require even lower cutoff frequencies, an additional external filter capacitor can be connected to the COC0/COC1 pins.

LOSS-OF-SIGNAL DETECTION

The output signal of the second gain stage is monitored by the loss-of-signal detection circuitry. In this block, the input signal is compared to a fixed threshold. If the low frequency components of the input signal fall below this threshold, a loss of signal is indicated at the LOS pin.

A squelch function can be easily implemented by connecting the LOS output to the adjacent DIS input. This measure avoids chattering of the output when no input signal is present.

Submit Documentation Feedback



BAND-GAP VOLTAGE AND BIAS GENERATION

The TLK6201EA equalizer is supplied by a single 3.3-V ±10% supply voltage connected to the VCC pins. This voltage is referred to ground (GND).

An on-chip band-gap voltage circuit generates a supply-voltage-independent reference from which all internally required voltages and bias currents are derived.

DEVICE INFORMATION

The TLK6201EA is available in a small-footprint, 3-mm × 3-mm, 16-pin QFN package, with a lead pitch of 0.5 mm. The pinout is shown in Figure 2.




Figure 2. Pinout of TLK6201EA

Table 1. PIN FUNCTIONS

	PIN	TVDE	PERMITTION
NAME	NO.	TYPE	DESCRIPTION
COC0	16	Analog	Offset cancellation filter capacitor terminal 2. Connect an additional filter capacitor between this pin and COC1 (pin 15). To disable the offset cancellation loop, connect COC1 and COC0 (pins 15 and 16).
COC1	15	Analog	Offset cancellation filter capacitor terminal 1. Connect an additional filter capacitor between this pin and COC0 (pin 16). To disable the offset cancellation loop, connect COC1 and COC0 (pins 15 and 16).
DE0	7	CMOS in	Selects 4 dB of output signal de-emphasis when set to high level. Internally pulled up.
DE1	6	CMOS in	Selects 8 dB of output signal de-emphasis when set to high level. Internally pulled up.
DIN+	2	Analog in	Noninverted data input. On-chip load terminated to ground. Connect a 100- Ω differential transmission line to terminals DIN+ and DIN
DIN-	3	Analog in	Inverted data input. On-chip load terminated to ground. Connect a 100-Ω differential transmission line to terminals DIN+ and DIN
DIS	13	CMOS in	Disables CML output stage when set to high level. Internally pulled down.
DOUT+	11	CML out	Noninverted data output. On-chip $50-\Omega$ back-terminated to VCC.
DOUT-	10	CML out	Inverted data output. On-chip 50-Ω back-terminated to VCC.
GND	1, 4, EP	Supply	Circuit ground. Exposed die pad (EP) must be grounded.
LOS	14	CMOS out	High level indicates that the input signal amplitude is below the fixed threshold level.
POL	8	CMOS in	Output data signal polarity select (internally pulled up): Setting to high level or leaving pin open selects normal polarity. Low level selects inverted polarity.
SWG	5	CMOS in	Output swing control. The output swing is increased by 50% when set to high level. Internally pulled down.
VCC	9, 12	Supply	3.3-V, ±10% supply voltage

orporated Submit Documentation Feedback



ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		VALUE ⁽¹⁾	UNIT
V _{CC}	Supply voltage (2)	-0.3 to 4	V
V _{DIN+} , V _{DIN-}	Voltage at DIN+, DIN- (2)	0.5 to 4	V
V _{DIS} , V _{POL} , V _{DE1} , V _{DE0} , V _{SWG} ,V _{COC1} , V _{COC0}	Voltage at DIS, POL, DE1, DE0, SWG, COC1, COC0 (2)	-0.3 to 4	V
V _{COC,DIFF}	Differential input voltage between COC1 and COC0	±1	V
$V_{DIN,DIFF}$	Differential input voltage between DIN+ and DIN-	±2.5	V
I _{DIN+} , I _{DIN-} , I _{DOUT+} , I _{DOUT-}	Continuous current at inputs and outputs	±25	mA
ESD	ESD ratings at all pins, human body model (HBM)	3	kV
$T_{J,max}$	Maximum junction temperature	125	°C
T _{stg}	Storage temperature range	-65 to 150	°C
T _A	Characterized free-air operating temperature range	-40 to 85	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3	3.3	3.6	٧
T _A	Free-air operating temperature	-40		85	°C
V _{IH}	High-level input voltage, CMOS	2			V
V_{IL}	Low-level input voltage, CMOS			0.8	V

DC ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{CC}	Supply voltage		3	3.3	3.6	V
I _{CC}	Complex compant	DIS = SWG = low (includes CML output current)		45	54	Λ
	Supply current	DIS = low, SWG = high (includes CML output current)		55	67	mA
R _{OUT}	Output resistance, data	Single-ended to V _{CC}		50		Ω
	LOS high voltage	I _{source} = 1 mA	2.5			V
	LOS low voltage	I _{sink} = 1 mA			0.5	V

Product Folder Link(s): TLK6201EA

⁽²⁾ All voltage values are with respect to network ground terminal.



AC ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

Typical operating condition is at $V_{CC} = 3.3 \text{ V}$ and $T_A = 25 ^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Lauréna aurana 2 dD handuidth	C _{OC} = open		3.5	10	1.1.1-
	Low frequency –3-dB bandwidth	C _{OC} = 100 nF		0.8		kHz
	Maximum data rate		6.25			Gbps
V _{IN,MIN}	Data input sensitivity ⁽¹⁾	BER < 10 ⁻¹² , K28.5 pattern at 6.25 Gbps over a 36-inch, 7-mil-wide stripline on standard FR4, including two through-hole SMA connectors. Voltage measured at the input of the interconnect line.		40	50	mV _{P-P}
$V_{IN,MAX}$	Data input overload	Voltage at the input of an interconnect line	2000			mV _{P-P}
	High-frequency boost	f = 3.125 GHz (fixed input equalizer)	12	14	17	dB
	Differential data output voltage	DIS = low, SWG = low	600	800	1000	>/
V_{OD}	swing	DIS = low, SWG = high	900	1200	1500	mV _{P-P}
V _{RIP}	Differential output ripple	DIS = high, 50% transitions of K28.5 pattern at 6.25 Gbps, no interconnect line, V _{IN} = 2000 mVp-p		0.25	10	mV _{RMS}
V	Data output, common-mode	DIS = low, SWG = low, dc-coupled 50 Ω to V _{CC} , single-ended terminations	V _{CC} – 0.25	V _{CC} – 0.2	V _{CC} - 0.15	V
V _{CM,OUT}	voltage	DIS = low, SWG = high, dc-coupled 50 Ω to V _{CC} , single-ended terminations	V _{CC} – 0.375	V _{CC} – 0.225	V	
		DE0 = low, DE1 = low		0		
5 -	Output de combació (see Figure 0)	DE0 = high, DE1 = low		-4		
DE	Output de-emphasis (see Figure 3)	DE0 = low, DE1 = high		-8		dB
		DE0 = high, DE1 = high		-12		
		K28.5 pattern at 6.25 Gbps, no interconnect line, V _{IN} = 400 mVp-p, DE0 = low, DE1 = low, SWG = low		8		
DJ	Deterministic jitter	K28.5 pattern at 6.25 Gbps over a 36-inch, 7-mil-wide stripline on standard FR4 including two through-hole SMA connectors, $V_{\rm IN}$ = 400 mVp-p (voltage at the input of the interconnect line), DE0 = low, DE1 = low, SWG = low		12		ps _{P-P}
RJ	Random jitter	K28.5 pattern at 6.25 Gbps over a 36-inch, 7-mil-wide stripline on standard FR4 including two through-hole SMA connectors, $V_{\rm IN} = 400$ mVp-p (voltage at the input of the interconnect line), DE0 = low, DE1 = low, SWG = low		1		ps _{RMS}
t _r	Output rise time	20% to 80%, no interconnect line, DE0 = low, DE1 = low		35	55	ps
t _f	Output fall time	20% to 80%, no interconnect line, DE0 = low, DE1 = low		35	55	ps
S11	Input return loss	10 Hz < f < 3.1 GHz		-15		dB
S22	Output return loss	10 Hz < f < 3.1 GHz		-12		dB

⁽¹⁾ The given differential input signal swing is valid for the low-frequency components of the input signal. The high-frequency components may be attenuated by up to 13 dB at 3.125 GHz.

Copyright © 2006–2011, Texas Instruments Incorporated



AC ELECTRICAL CHARACTERISTICS (continued)

over operating free-air temperature range (unless otherwise noted) Typical operating condition is at V_{CC} = 3.3 V and T_{A} = 25°C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{AS}	LOS assert threshold voltage	K28.5 pattern at 6.25 Gbps over a 36-inch, 7-mil-wide stripline on standard FR4 including two through-hole SMA connectors. Voltage measured at the input of the interconnect line. (2)				mV _{P-P}
V _{DAS}	LOS de-assert threshold voltage	K28.5 pattern at 6.25 Gbps over a 36-inch, 7-mil-wide stripline on standard FR4 including two through-hole SMA connectors. Voltage measured at the input of the interconnect line. (2)		130	250	mV_{P-P}
	LOS hysteresis	20 log(V _{DAS} /V _{AS}) (2)	2	4.5		dB
t _{AS/DAS}	LOS assert/de-assert time		2		100	μs
t _{DIS}	Disable response time			20		ns
	Latency	From DIN+/DIN- to DOUT+/DOUT-		150		ps

This specification is for 0°C to 85°C. Depending on the interconnect line length and performance, the bit pattern, and the data rate, the assert and de-assert threshold voltage levels vary. For more information, see the Typical Characteristics section.




Figure 3. Output Signal De-Emphasis



APPLICATION INFORMATION

Figure 4 shows the TLK6201EA connected with an ac-coupled interface to the data signal source via a stripline transmission line on FR4 material. The output load is ac-coupled as well.

The ac-coupling capacitors C_1 through C_4 in the input and output data signal lines are the only required external components. In addition, if a very low cutoff frequency is required, as an option, an external filter capacitor C_{OC} may be used.




Figure 4. Basic Application Circuit with AC-Coupled I/Os




Figure 5. Attenuation Characteristics of Stripline Interconnect Lines

Submit Documentation Feedback



TYPICAL CHARACTERISTICS

Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, $V_{IN} = 400 \text{ mVp-p}$, DE0 = low, DE1 = low, SWG = low, and no interconnect line at the output (unless otherwise noted).

DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 6.25 GBPS USING A K28.5 PATTERN




Figure 6. Equalizer Input and Output Signals With Different Interconnect Lines at 6.25 Gbps



Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, $V_{IN} = 400 \text{ mVp-p}$, DE0 = low, DE1 = low, SWG = low, and no interconnect line at the output (unless otherwise noted).

DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 4.25 GBPS USING A K28.5 PATTERN




Figure 7. Equalizer Input and Output Signals With Different Interconnect Lines at 4.25 Gbps



Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, $V_{IN} = 400 \text{ mVp-p}$, DE0 = low, DE1 = low, SWG = low, and no interconnect line at the output (unless otherwise noted).

DIFFERENTIAL EQUALIZER INPUT SIGNAL (TOP) AND OUTPUT SIGNAL (BOTTOM) AT 2.125 GBPS USING A K28.5 PATTERN






Figure 8. Equalizer Input and Output Signals With Different Interconnect Lines at 2.125 Gbps



Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, $V_{IN} = 400 \text{ mVp-p}$, DE0 = low, DE1 = low, SWG = low, and no interconnect line at the output (unless otherwise noted).

Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, DE0 = low, DE1 = low, SWG = low, and no interconnect line at the output (unless otherwise noted).








Submit Documentation Feedback




Typical operating condition is at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, DE0 = low, DE1 = low, SWG = low, and no interconnect line at the output (unless otherwise noted).











REVISION HISTORY

Changes from Original (August 2006) to Revision A	Page
Changed the LOS hysteresis MIN value From: 2.5 dB To: 2 dB	6
Changes from Revision A (October 2007) to Revision B	Page
 Changed the T_{stq}, storage temperature range From: -65 to 85°C To: -65 to 150°C 	4

Submit Documentation Feedback

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLK6201EARGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	620E	Samples
TLK6201EARGTT	ACTIVE	VQFN	RGT	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	620E	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Apr-2023

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLK6201EARGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TLK6201EARGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 20-Apr-2023



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLK6201EARGTR	VQFN	RGT	16	3000	346.0	346.0	33.0
TLK6201EARGTT	VQFN	RGT	16	250	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated